

# **PowerPC User Instruction Set Architecture**

## **Book I**

### **Version 2.02**

January 28, 2005

Manager:

Joe Wetzel/Poughkeepsie/IBM

Technical Content:

Ed Silha/Austin/IBM

Cathy May/Watson/IBM

Brad Frey/Austin/IBM

Junichi Furukawa/Austin/IBM

Giles Frazier/Austin/IBM

The following paragraph does not apply to the United Kingdom or any country or state where such provisions are inconsistent with local law.

The specifications in this manual are subject to change without notice. This manual is provided "AS IS". International Business Machines Corp. makes no warranty of any kind, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose.

International Business Machines Corp. does not warrant that the contents of this publication or the accompanying source code examples, whether individually or as one or more groups, will meet your requirements or that the publication or the accompanying source code examples are error-free.

This publication could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication.

Address comments to IBM Corporation, Internal Zip 9630, 11400 Burnett Road, Austin, Texas 78758-3493. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

The following terms are trademarks of the International Business Machines Corporation in the United States and/or other countries:

IBM PowerPC RISC/System 6000 POWER  
POWER2 POWER4 POWER4+ IBM System/370

Notice to U.S. Government Users—Documentation Related to Restricted Rights—Use, duplication or disclosure is subject to restrictions set forth in GSA ADP Schedule Contract with IBM Corporation.

© Copyright International Business Machines Corporation, 1994, 2003. All rights reserved.

## Preface

This document defines the PowerPC User Instruction Set Architecture. It covers the base instruction set and related facilities available to the application programmer.

Other related documents define the PowerPC Virtual Environment Architecture, the PowerPC Operating Environment Architecture, and PowerPC Implementation Features. Book II, *PowerPC Virtual Environment Architecture* defines the storage model and related instructions and facilities available to the application programmer, and the time-keeping facilities available to the application programmer. Book III, *PowerPC Operating Environment Architecture* defines the system (privileged) instructions and related facilities. Book IV, *PowerPC Implementation Features* defines the implementation-dependent aspects of a particular implementation.

As used in this document, the term “PowerPC Architecture” refers to the instructions and facilities described in Books I, II, and III. The description of the instantiation of the PowerPC Architecture in a given implementation includes also the material in Book IV for that implementation.

Note: Change bars indicate changes from Version 2.01.



## Table of Contents

### Chapter 1. Introduction . . . . . 1

1.1 Overview . . . . .	1
1.2 Computation modes . . . . .	1
1.3 Instruction Mnemonics and Operands	1
1.4 Compatibility with the POWER Archi- tecture . . . . .	2
1.5 Document Conventions . . . . .	2
1.5.1 Definitions and Notation . . . . .	2
1.5.2 Reserved Fields and Reserved Val- ues . . . . .	3
1.5.3 Description of Instruction Operation	4
1.6 Processor Overview . . . . .	6
1.7 Instruction formats . . . . .	7
1.7.1 I-Form . . . . .	8
1.7.2 B-Form . . . . .	8
1.7.3 SC-Form . . . . .	8
1.7.4 D-Form . . . . .	8
1.7.5 DS-FORM . . . . .	8
1.7.6 X-FORM . . . . .	9
1.7.7 XL-FORM . . . . .	9
1.7.8 XFX-FORM . . . . .	9
1.7.9 XFL-FORM . . . . .	9
1.7.10 XS-FORM . . . . .	9
1.7.11 XO-FORM . . . . .	9
1.7.12 A-FORM . . . . .	10
1.7.13 M-FORM . . . . .	10
1.7.14 MD-FORM . . . . .	10
1.7.15 MDS-FORM . . . . .	10
1.7.16 Instruction Fields . . . . .	10
1.8 Classes of Instructions . . . . .	12
1.8.1 Defined Instruction Class . . . . .	12
1.8.2 Illegal Instruction Class . . . . .	12
1.8.3 Reserved Instruction Class . . . . .	12
1.9 Forms of Defined Instructions . . . . .	13
1.9.1 Preferred Instruction Forms . . . . .	13
1.9.2 Invalid Instruction Forms . . . . .	13
1.10 Optionality . . . . .	14
1.11 Exceptions . . . . .	14
1.12 Storage Addressing . . . . .	14
1.12.1 Storage Operands . . . . .	14
1.12.2 Effective Address Calculation . . . . .	15

### Chapter 2. Branch Processor . . . . . 17

2.1 Branch Processor Overview . . . . .	17
2.2 Instruction Execution Order . . . . .	17
2.3 Branch Processor Registers . . . . .	18

2.3.1 Condition Register . . . . .	18
2.3.2 Link Register . . . . .	19
2.3.3 Count Register . . . . .	19
2.4 Branch Processor Instructions . . . . .	20
2.4.1 Branch Instructions . . . . .	20
2.4.2 System Call Instruction . . . . .	26
2.4.3 Condition Register Logical Instruc- tions . . . . .	27
2.4.4 Condition Register Field Instruction . . . . .	30

### Chapter 3. Fixed-Point Processor . 31

3.1 Fixed-Point Processor Overview . . . . .	31
3.2 Fixed-Point Processor Registers . . . . .	31
3.2.1 General Purpose Registers . . . . .	31
3.2.2 Fixed-Point Exception Register . . . . .	32
3.3 Fixed-Point Processor Instructions . . . . .	33
3.3.1 Fixed-Point Storage Access Instruc- tions . . . . .	33
3.3.1.1 Storage Access Exceptions . . . . .	33
3.3.2 Fixed-Point Load Instructions . . . . .	33
3.3.3 Fixed-Point Store Instructions . . . . .	40
3.3.4 Fixed-Point Load and Store with Byte Reversal Instructions . . . . .	44
3.3.5 Fixed-Point Load and Store Multiple Instructions . . . . .	46
3.3.6 Fixed-Point Move Assist Instruc- tions . . . . .	47
3.3.7 Other Fixed-Point Instructions . . . . .	50
3.3.8 Fixed-Point Arithmetic Instructions	51
3.3.9 Fixed-Point Compare Instructions . . . . .	60
3.3.10 Fixed-Point Trap Instructions . . . . .	62
3.3.11 Fixed-Point Logical Instructions . . . . .	65
3.3.12 Fixed-Point Rotate and Shift Instructions . . . . .	71
3.3.12.1 Fixed-Point Rotate Instructions	71
3.3.12.2 Fixed-Point Shift Instructions . . . . .	77
3.3.13 Move To/From System Register Instructions . . . . .	81

### Chapter 4. Floating-Point Processor. 85

4.1 Floating-Point Processor Overview . . . . .	85
4.2 Floating-Point Processor Registers . . . . .	86

4.2.1	Floating-Point Registers	86
4.2.2	Floating-Point Status and Control Register	87
4.3	Floating-Point Data	89
4.3.1	Data Format	89
4.3.2	Value Representation	90
4.3.3	Sign of Result	91
4.3.4	Normalization and Denormalization	92
4.3.5	Data Handling and Precision	92
4.3.5.1	Single-Precision Operands	92
4.3.5.2	Integer-Valued Operands	93
4.3.6	Rounding	93
4.4	Floating-Point Exceptions	94
4.4.1	Invalid Operation Exception	96
4.4.1.1	Definition	96
4.4.1.2	Action	97
4.4.2	Zero Divide Exception	97
4.4.2.1	Definition	97
4.4.2.2	Action	97
4.4.3	Overflow Exception	98
4.4.3.1	Definition	98
4.4.3.2	Action	98
4.4.4	Underflow Exception	98
4.4.4.1	Definition	98
4.4.4.2	Action	98
4.4.5	Inexact Exception	99
4.4.5.1	Definition	99
4.4.5.2	Action	99
4.5	Floating-Point Execution Models	100
4.5.1	Execution Model for IEEE Operations	100
4.5.2	Execution Model for Multiply-Add Type Instructions	101
4.6	Floating-Point Processor Instructions	103
4.6.1	Floating-Point Storage Access Instructions	103
4.6.1.1	Storage Access Exceptions	103
4.6.2	Floating-Point Load Instructions	103
4.6.3	Floating-Point Store Instructions	106
4.6.4	Floating-Point Move Instructions	110
4.6.5	Floating-Point Arithmetic Instructions	111
4.6.5.1	Floating-Point Elementary Arithmetic Instructions	111
4.6.5.2	Floating-Point Multiply-Add Instructions	113
4.6.6	Floating-Point Rounding and Conversion Instructions	115
4.6.7	Floating-Point Compare Instructions	119
4.6.8	Floating-Point Status and Control Register Instructions	120

## Chapter 5. Optional Facilities and Instructions . . . . . 123

5.1	Fixed-Point Processor Instructions	124
5.1.1	Move To/From System Register Instructions	124
5.2	Floating-Point Processor Instructions	124
5.2.1	Floating-Point Arithmetic Instructions	125
5.2.1.1	Floating-Point Elementary Arithmetic Instructions	125
5.2.2	Floating-Point Select Instruction	126
5.3	Little-Endian	127
5.3.1	Byte Ordering	127
5.3.2	Structure Mapping Examples	127
5.3.2.1	Big-Endian Mapping	127
5.3.2.2	Little-Endian Mapping	128
5.3.3	PowerPC Byte Ordering	128
5.3.3.1	Controlling PowerPC Byte Ordering	128
5.3.3.2	PowerPC Little-Endian Byte Ordering	128
5.3.4	PowerPC Data Addressing in Little-Endian Mode	130
5.3.4.1	Individual Aligned Scalars	130
5.3.4.2	Other Scalars	130
5.3.4.3	Page Table	131
5.3.5	PowerPC Instruction Addressing in Little-Endian Mode	131
5.3.6	PowerPC Cache Management Instructions in Little-Endian Mode	133
5.3.7	PowerPC I/O in Little-Endian Mode	133
5.3.8	Origin of Endian	133

## Chapter 6. Optional Facilities and Instructions that are being Phased Out . . . . . 135

6.1	Move To Condition Register from XER	135
-----	-------------------------------------	-----

## Appendix A. Suggested Floating-Point Models . . . . . 137

A.1	Floating-Point Round to Single-Precision Model	137
A.2	Floating-Point Convert to Integer Model	142
A.3	Floating-Point Convert from Integer Model	145

## Appendix B. Assembler Extended Mnemonics . . . . . 151

B.1	Symbols	151
-----	---------	-----

B.2	Branch Mnemonics	152
B.2.1	BO and BI Fields	152
B.2.2	Simple Branch Mnemonics	152
B.2.3	Branch Mnemonics Incorporating Conditions	153
B.2.4	Branch Prediction	154
B.3	Condition Register Logical Mnemonics	155
B.4	Subtract Mnemonics	155
B.4.1	Subtract Immediate	155
B.4.2	Subtract	156
B.5	Compare Mnemonics	156
B.5.1	Doubleword Comparisons	157
B.5.2	Word Comparisons	157
B.6	Trap Mnemonics	158
B.7	Rotate and Shift Mnemonics	159
B.7.1	Operations on Doublewords	159
B.7.2	Operations on Words	160
B.8	Move To/From Special Purpose Register Mnemonics	162
B.9	Miscellaneous Mnemonics	162

## **Appendix C. Programming Examples** **167**

C.1	Multiple-Precision Shifts	167
C.2	Floating-Point Conversions	170
C.2.1	Conversion from Floating-Point Number to Floating-Point Integer	170
C.2.2	Conversion from Floating-Point Number to Signed Fixed-Point Integer Doubleword	170
C.2.3	Conversion from Floating-Point Number to Unsigned Fixed-Point Integer Doubleword	170
C.2.4	Conversion from Floating-Point Number to Signed Fixed-Point Integer Word	170
C.2.5	Conversion from Floating-Point Number to Unsigned Fixed-Point Integer Word	171
C.2.6	Conversion from Signed Fixed-Point Integer Doubleword to Floating-Point Number	171
C.2.7	Conversion from Unsigned Fixed-Point Integer Doubleword to Floating-Point Number	171
C.2.8	Conversion from Signed Fixed-Point Integer Word to Floating-Point Number	171
C.2.9	Conversion from Unsigned Fixed-Point Integer Word to Floating-Point Number	171
C.3	Floating-Point Selection	172
C.3.1	Comparison to Zero	172
C.3.2	Minimum and Maximum	172

C.3.3	Simple if-then-else Constructions	172
C.3.4	Notes	172

## **Appendix D. Cross-Reference for Changed POWER Mnemonics** ... 173

## **Appendix E. Incompatibilities with the POWER Architecture** ... 175

E.1	New Instructions, Formerly Privileged Instructions	175
E.2	Newly Privileged Instructions	175
E.3	Reserved Fields in Instructions	175
E.4	Reserved Bits in Registers	175
E.5	Alignment Check	175
E.6	Condition Register	176
E.7	LK and Rc Bits	176
E.8	BO Field	176
E.9	BH Field	176
E.10	Branch Conditional to Count Register	176
E.11	System Call	176
E.12	Fixed-Point Exception Register (XER)	177
E.13	Update Forms of Storage Access Instructions	177
E.14	Multiple Register Loads	177
E.15	Load/Store Multiple Instructions	177
E.16	Move Assist Instructions	178
E.17	Move To/From SPR	178
E.18	Effects of Exceptions on FPSCR Bits FR and FI	178
E.19	Store Floating-Point Single Instructions	178
E.20	Move From FPSCR	178
E.21	Zeroing Bytes in the Data Cache	178
E.22	Synchronization	179
E.23	Move To Machine State Register Instruction	179
E.24	Direct-Store Segments	179
E.25	Segment Register Manipulation Instructions	179
E.26	TLB Entry Invalidation	179
E.27	Alignment Interrupts	179
E.28	Floating-Point Interrupts	179
E.29	Timing Facilities	180
E.29.1	Real-Time Clock	180
E.29.2	Decrementer	180
E.30	Deleted Instructions	181
E.31	Discontinued Opcodes	181
E.32	POWER2 Compatibility	181
E.32.1	Cross-Reference for Changed POWER2 Mnemonics	182

E.32.2 Floating-Point Conversion to Integer . . . . .	182
E.32.3 Floating-Point Interrupts . . . . .	182
E.32.4 Trace. . . . .	182
E.32.5 Deleted Instructions . . . . .	183
E.32.6 Discontinued Opcodes . . . . .	183

**Appendix F. New Instructions . . . 185**

**Appendix G. Illegal Instructions . 187**

**Appendix H. Reserved Instructions .  
189**

**Appendix I. Opcode Maps . . . . . 191**

**Appendix J. PowerPC Instruction Set  
Sorted by Opcode . . . . . 203**

**Appendix K. PowerPC Instruction  
Set Sorted by Mnemonic . . . . . 209**



## Figures

1. Logical processing mode. . . . .	6	45. Little-Endian mapping of word 'w' stored at address 5. . . . .	131
2. Power PC user register set. . . . .	7	46. PowerPC Little-Endian, word 'w' stored at address 5 in storage subsystem .	131
3. I instruction format. . . . .	8	47. Assembly language program 'p'. . . . .	131
4. B instruction format. . . . .	8	48. Big-Endian mapping of program 'p'. . . . .	132
5. SC instruction format. . . . .	8	49. Little-Endian mapping of program 'p'. . . . .	132
6. D instruction format. . . . .	8	50. PowerPC Little-Endian, program 'p' in storage subsystem. . . . .	132
7. DS instruction format. . . . .	8		
8. X instruction format. . . . .	9		
9. XL instruction format. . . . .	9		
10. XFX instruction format. . . . .	9		
11. XFL instruction format. . . . .	9		
12. XS instruction format. . . . .	9		
13. XO instruction format. . . . .	9		
14. A instruction format. . . . .	10		
15. M instruction format. . . . .	10		
16. MD instruction format. . . . .	10		
17. MDS instruction format. . . . .	10		
18. Condition Register. . . . .	18		
19. Link Register. . . . .	19		
20. Count Register. . . . .	19		
21. BO field encodings. . . . .	20		
22. "at" bit encodings. . . . .	20		
23. BH field encodings. . . . .	21		
24. General Purpose Registers. . . . .	31		
25. Fixed-Point Exception Register. . . . .	32		
26. Priority hint levels for or Rx,Rx,Rx. . . . .	65		
27. Floating-Point Registers. . . . .	87		
28. Floating-Point Status and Control Register. . .	87		
29. Floating-Point Result Flags. . . . .	89		
30. Floating-point single format. . . . .	90		
31. Floating-point double format. . . . .	90		
32. IEEE floating-point fields. . . . .	90		
33. Approximation to real numbers. . . . .	90		
34. Selection of Z1 and Z2. . . . .	94		
35. IEEE 64-bit execution model. . . . .	100		
36. Interpretation of G, R, and X bits. . . . .	100		
37. Location of the Guard, Round, and Sticky bits in the IEEE execution model. . .	101		
38. Multiply-add 64-bit execution model. . . . .	101		
39. Location of the Guard, Round, and Sticky bits in the multiply-add execution model. . . . .	102		
40. C structure 's', showing values of elements. .	128		
41. Big-Endian mapping of structure 's'. . . . .	128		
42. Little-Endian mapping of structure 's'. . . . .	128		
43. PowerPC Little-Endian, structure 's' in storage subsystem. . . . .	129		
44. PowerPC Little-Endian, structure 's' as seen by processor. . . . .	130		



# Chapter 1. Introduction

---

1.1 Overview . . . . .	1	1.7.10 XS-FORM . . . . .	9
1.2 Computation modes . . . . .	1	1.7.11 XO-FORM . . . . .	9
1.3 Instruction Mnemonics and Operands	1	1.7.12 A-FORM . . . . .	10
1.4 Compatibility with the POWER Archi- tecture . . . . .	2	1.7.13 M-FORM . . . . .	10
1.5 Document Conventions . . . . .	2	1.7.14 MD-FORM . . . . .	10
1.5.1 Definitions and Notation . . . . .	2	1.7.15 MDS-FORM . . . . .	10
1.5.2 Reserved Fields and Reserved Val- ues . . . . .	3	1.7.16 Instruction Fields . . . . .	10
1.5.3 Description of Instruction Operation	4	1.8 Classes of Instructions . . . . .	12
1.6 Processor Overview . . . . .	6	1.8.1 Defined Instruction Class . . . . .	12
1.7 Instruction formats . . . . .	7	1.8.2 Illegal Instruction Class . . . . .	12
1.7.1 I-Form . . . . .	8	1.8.3 Reserved Instruction Class . . . . .	12
1.7.2 B-Form . . . . .	8	1.9 Forms of Defined Instructions . . . . .	13
1.7.3 SC-Form . . . . .	8	1.9.1 Preferred Instruction Forms . . . . .	13
1.7.4 D-Form . . . . .	8	1.9.2 Invalid Instruction Forms . . . . .	13
1.7.5 DS-FORM . . . . .	8	1.10 Optionality . . . . .	14
1.7.6 X-FORM . . . . .	9	1.11 Exceptions . . . . .	14
1.7.7 XL-FORM . . . . .	9	1.12 Storage Addressing . . . . .	14
1.7.8 XFX-FORM . . . . .	9	1.12.1 Storage Operands . . . . .	14
1.7.9 XFL-FORM . . . . .	9	1.12.2 Effective Address Calculation . . . . .	15

---

## 1.1 Overview

This chapter describes computation modes, compatibility with the POWER Architecture, document conventions, a processor overview, instruction formats, storage addressing, and instruction fetching.

## 1.2 Computation modes

Processors provide two execution environments, 32-bit and 64-bit. In both of these environments (modes), instructions that set a 64-bit register affect all 64 bits, and the value placed into the register is independent of mode.

## 1.3 Instruction Mnemonics and Operands

The description of each instruction includes the mnemonic and a formatted list of operands. Some examples are the following.

stw	RS,D(RA)
addis	RT,RA,SI

PowerPC-compliant Assemblers will support the mnemonics and operand lists exactly as shown. They should also provide certain extended mnemonics, as described in Appendix B, “Assembler Extended Mnemonics” on page 151.

## 1.4 Compatibility with the POWER Architecture

The PowerPC Architecture provides binary compatibility for POWER application programs, except as described in Appendix E, “Incompatibilities with the POWER Architecture” on page 175.

Many of the PowerPC instructions are identical to POWER instructions. For some of these the PowerPC instruction name and/or mnemonic differs from that in POWER. To assist readers familiar with the POWER Architecture, POWER mnemonics are shown with the individual instruction descriptions when they differ from the PowerPC mnemonics. Also, Appendix D, “Cross-Reference for Changed POWER Mnemonics” on page 173 provides a cross-reference from POWER mnemonics to PowerPC mnemonics for the instructions in Books I, II, and III.

References to the POWER Architecture include POWER2 implementations of the POWER Architecture unless otherwise stated.

## 1.5 Document Conventions

### 1.5.1 Definitions and Notation

The following definitions and notation are used throughout the PowerPC Architecture documents.

- A program is a sequence of related instructions.
  - An application program is a program that uses only the instructions and resources described in Books I and II.
  - Quadwords are 128 bits, doublewords are 64 bits, words are 32 bits, halfwords are 16 bits, and bytes are 8 bits.
  - All numbers are decimal unless specified in some special way.
    - 0bnnnn means a number expressed in binary format.
    - 0xn timer means a number expressed in hexadecimal format.
- Underscores may be used between digits.
- RT, RA, R1, ... refer to General Purpose Registers.
  - FRT, FRA, FR1, ... refer to Floating-Point Registers.
  - (x) means the contents of register x, where x is the name of an instruction field. For example, (RA) means the contents of register RA, and (FRA) means the contents of register FRA, where RA and FRA are instruction fields. Names such as LR and CTR denote registers, not fields, so parentheses

are not used with them. Parentheses are also omitted when register x is the register into which the result of an operation is placed.

- (RA|0) means the contents of register RA if the RA field has the value 1-31, or the value 0 if the RA field is 0.
- Bits in registers, instructions, and fields are specified as follows.
  - Bits are numbered left to right, starting with bit 0.
  - Ranges of bits are specified by two numbers separated by a colon (:). The range p:q consists of bits p through q.
- $X_p$  means bit p of register/field X.
- $X_{p:q}$  means bits p through q of register/field X.
- $X_{p,q,\dots}$  means bits p, q, ... of register/field X.
- $\neg(RA)$  means the one's complement of the contents of register RA.
- Field i refers to bits  $4 \times i$  through  $4 \times i + 3$  of a register.
- A period (.) as the last character of an instruction mnemonic means that the instruction records status information in certain fields of the Condition Register as a side effect of execution, as described in Chapter 2 through Chapter 4.
- The symbol || is used to describe the concatenation of two values. For example, 010 || 111 is the same as 010111.
- $x^n$  means x raised to the  $n^{\text{th}}$  power.
- $^n x$  means the replication of x, n times (i.e., x concatenated to itself n-1 times). (n)0 and (n)1 are special cases:
  - $^n 0$  means a field of n bits with each bit equal to 0. Thus  $^5 0$  is equivalent to 0b00000.
  - $^n 1$  means a field of n bits with each bit equal to 1. Thus  $^5 1$  is equivalent to 0b11111.
- Floating-point single format or simply single format is used to refer to the representation of a single-precision binary floating-point value in a register or storage.
- Floating-point double format or simply double format is used to refer to the representation of a double-precision binary floating-point value in a register or storage.
- Positive means greater than zero.
- Negative means less than zero.
- A system library program is a component of the system software that can be called by an application program using a *Branch* instruction.

- A system service program is a component of the system software that can be called by an application program using a *System Call* instruction.
- The system trap handler is a component of the system software that receives control when the conditions specified in a *Trap* instruction are satisfied.
- The system error handler is a component of the system software that receives control when an error occurs. The system error handler includes a component for each of the various kinds of error. These error-specific components are referred to as the system alignment error handler, the system data storage error handler, etc.
- Each bit and field in instructions, and in status and control registers (e.g., XER, FPSCR) and Special Purpose Registers, is either defined or reserved.
- */, //, ///, ...* denotes a reserved field in an instruction.
- Latency refers to the interval from the time an instruction begins execution until it produces a result that is available for use by a subsequent instruction.
- Unavailable refers to a resource that cannot be used by the program. For example, storage is unavailable if access to it is denied. See Book III, *PowerPC Operating Environment Architecture*.
- A value that is specified as being undefined may vary between implementations, and between different executions on the same implementation, and similarly for register contents, storage contents, etc., that are specified as being undefined.
- The results of executing a given instruction are said to be boundedly undefined if they could have been achieved by executing an arbitrary finite sequence of instructions (none of which yields boundedly undefined results) in the state the processor was in before executing the given instruction. Boundedly undefined results may include the presentation of inconsistent state to the system error handler as described in the section entitled “Concurrent Modification and Execution of Instructions” in Book II. Boundedly undefined results for a given instruction may vary between implementations, and between different executions on the same implementation.
- The sequential execution model is the model of program execution described in Section 2.2, “Instruction Execution Order” on page 17.

In some cases a defined field of an instruction has certain values that are reserved. This includes cases in which the field is shown in the instruction layout as containing a particular value; in such cases all other values of the field are reserved. In general, if an instruction is coded such that a defined field contains a reserved value the instruction form is invalid; see Section 1.9.2 on page 13. The only exception to the preceding rule is that it does not apply to portions of defined fields that are specified, in the instruction description, as being treated as a reserved field. References elsewhere in Books I - III to a defined field that has reserved values assume the field does not contain a reserved value, unless otherwise stated or obvious from context.

To maximize compatibility with future architecture extensions, software must ensure that reserved fields in instructions contain zero and that defined fields of instructions do not contain reserved values.

The handling of reserved bits in System Registers (e.g., XER, FPSCR) is implementation-dependent. Unless otherwise stated, software is permitted to write any value to such a bit. A subsequent reading of the bit returns 0 if the value last written to the bit was 0 and returns an undefined value (0 or 1) otherwise.

#### Assembler Note

Assemblers should report uses of reserved values of defined fields of instructions as errors.

## 1.5.2 Reserved Fields and Reserved Values

Reserved fields in instructions are ignored by the processor.

**Programming Note**

It is the responsibility of software to preserve bits that are now reserved in System Registers, because they may be assigned a meaning in some future version of the architecture.

In order to accomplish this preservation in implementation-independent fashion, software should do the following.

- Initialize each such register supplying zeros for all reserved bits.
- Alter (defined) bit(s) in the register by reading the register, altering only the desired bit(s), and then writing the new value back to the register.

The XER and FPSCR are partial exceptions to this recommendation. Software can alter the status bits in these registers, preserving the reserved bits, by executing instructions that have the side effect of altering the status bits. Similarly, software can alter any defined bit in the FPSCR by executing a Floating-Point Status and Control Register instruction. Using such instructions is likely to yield better performance than using the method described in the second item above.

### 1.5.3 Description of Instruction Operation

A formal description is given of the operation of each instruction. In addition, the operation of most instructions is described by a semiformal language at the register transfer level (RTL). This RTL uses the notation given below, in addition to the definitions and notation described in Section 1.5.1, "Definitions and Notation" on page 2. Some of this notation is also used in the formal descriptions of instructions. RTL notation not summarized here should be self-explanatory.

The RTL descriptions cover the normal execution of the instruction, except that "standard" setting of the Condition Register, Fixed-Point Exception Register, and Floating-Point Status and Control Register are not shown. ("Non-standard" setting of these registers, such as the setting of the Condition Register by the *Compare* instructions, is shown.) The RTL descriptions do not cover cases in which the system error handler is invoked, or for which the results are boundedly undefined.

The RTL descriptions specify the architectural transformation performed by the execution of an instruction. They do not imply any particular implementation.

#### Notation    Meaning

$\leftarrow$	Assignment
$\leftarrow_{iea}$	Assignment of an instruction effective address. In 32-bit mode the high-order 32 bits of the 64-bit target address are set to 0.
$\neg$	NOT logical operator
$+$	Two's complement addition
$-$	Two's complement subtraction, unary minus
$\times$	Multiplication
$\div$	Division (yielding quotient)
$\sqrt{\phantom{x}}$	Square root
$=, \neq$	Equals, Not Equals relations
$<, \leq, >, \geq$	Signed comparison relations
$<^u, >^u$	Unsigned comparison relations
$?$	Unordered comparison relation
$\&,  $	AND, OR logical operators
$\oplus, \equiv$	Exclusive OR, Equivalence logical operators (( $a \equiv b$ ) = ( $a \oplus \neg b$ ))
$ABS(x)$	Absolute value of $x$
$CEIL(x)$	Least integer $\geq x$
$DOUBLE(x)$	Result of converting $x$ from floating-point single format to floating-point double format, using the model shown on page 103
$EXTS(x)$	Result of extending $x$ on the left with sign bits
$FLOOR(x)$	Greatest integer $\leq x$
$GPR(x)$	General Purpose Register $x$
$MASK(x, y)$	Mask having 1s in positions $x$ through $y$ (wrapping if $x > y$ ) and 0s elsewhere
$MEM(x, y)$	Contents of $y$ bytes of storage starting at address $x$ . In 32-bit mode the high-order 32 bits of the 64-bit value $x$ are ignored.
$ROTL_{64}(x, y)$	Result of rotating the 64-bit value $x$ left $y$ positions
$ROTL_{32}(x, y)$	Result of rotating the 64-bit value $x  x$ left $y$ positions, where $x$ is 32 bits long
$SINGLE(x)$	Result of converting $x$ from floating-point double format to floating-point single format, using the model shown on page 106
$SPREG(x)$	Special Purpose Register $x$
TRAP	Invoke the system trap handler
characterization	Reference to the setting of status bits, in a standard way that is explained in the text
undefined	An undefined value.
CIA	Current Instruction Address, which is the 64-bit address of the instruction being described by a sequence of RTL. Used by relative branches to set the Next Instruction Address (NIA), and by Branch instructions with LK=1 to set the Link Register. In 32-bit mode the high-order 32 bits of CIA are always set to 0. Does not correspond to any architected register.
NIA	Next Instruction Address, which is the 64-bit address of the next instruction to be executed. For a successful branch, the

next instruction address is the branch target address: in RTL, this is indicated by assigning a value to NIA. For other instructions that cause non-sequential instruction fetching (see Book III, *PowerPC Operating Environment Architecture*), the RTL is similar. For instructions that do not branch, and do not otherwise cause instruction fetching to be non-sequential, the next instruction address is CIA+4. In 32-bit mode the high-order 32 bits of NIA are always set to 0. Does not correspond to any architected register.

if... then... else...

Conditional execution, indenting shows range; else is optional.

do Do loop, indenting shows range. “To” and/or “by” clauses specify incrementing an iteration variable, and a “while” clause gives termination conditions.

leave Leave innermost do loop, or do loop described in leave statement.

for For loop, indenting shows range. Clause after “for” specifies the entities for which to execute the body of the loop.

The precedence rules for RTL operators are summarized in Table 1. Operators higher in the table are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. (For example, - associates from left to right, so  $a-b-c = (a-b)-c$ .) Parentheses are used to override the evaluation order implied by the table or to increase clarity; parenthesized expressions are evaluated before serving as operands.

Table 1: Operator precedence	
Operators	Associativity
subscript, function evaluation	left to right
pre-superscript (replication), post-superscript (exponentiation)	<i>right to left</i>
unary -, $\neg$	<i>right to left</i>
$\times$ , $\div$	left to right
+, -, $\cdot$	left to right
	left to right
=, $\neq$ , <, $\leq$ , >, $\geq$ , $<^u$ , $>^u$ , ?	left to right
&, $\oplus$ , $\equiv$	left to right
	left to right
: (range)	none
$\leftarrow$	none

## 1.6 Processor Overview

The processor implements the instruction set, the storage model, and other facilities defined in this document. Instructions that the processor can execute fall into three classes:


- branch instructions
- fixed-point instructions
- floating-point instructions

Branch instructions are described in Section 2.4, “Branch Processor Instructions” on page 20. Fixed-point instructions are described in Section 3.3, “Fixed-Point Processor Instructions” on page 33. Floating-point instructions are described in Section 4.6, “Floating-Point Processor Instructions” on page 103.

Fixed-point instructions operate on byte, halfword, word, and doubleword operands. Floating-point instructions operate on single-precision and double-precision floating-point operands. The PowerPC Architecture uses instructions that are four bytes long and word-aligned. It provides for byte, halfword, word, and doubleword operand fetches and stores between storage and a set of 32 General Purpose Registers (GPRs). It also provides for word and doubleword operand fetches and stores between storage and a set of 32 Floating-Point Registers (FPRs).

Signed integers are represented in two's complement form.

There are no computational instructions that modify storage. To use a storage operand in a computation and then modify the same or another storage location, the contents of the storage operand must be loaded into a register, modified, and then stored back to the target location. Figure 1 is a logical representation of instruction processing. Figure 2 shows the registers of the PowerPC User Instruction Set Architecture.



**Figure 1. Logical processing mode**






Figure 2. Power PC user register set

## 1.7 Instruction formats

All instructions are four bytes long and word-aligned. Thus, whenever instruction addresses are presented to the processor (as in *Branch* instructions) the low-order two bits are ignored. Similarly, whenever the processor develops an instruction address the low-order two bits are zero.

Bits 0:5 always specify the opcode (OPCD, below). Many instructions also have an extended opcode (XO, below). The remaining bits of the instruction contain one or more fields as shown below for the different instruction formats.

The format diagrams given below show horizontally all valid combinations of instruction fields. The diagrams include instruction fields that are used only by instructions defined in Book II, *PowerPC Virtual Environment Architecture*, or in Book III, *PowerPC Operating Environment Architecture*.

## Split Field Notation

In some cases an instruction field occupies more than one contiguous sequence of bits, or occupies one contiguous sequence of bits that are used in permuted order. Such a field is called a *split field*. In the format diagrams given below and in the individual instruction layouts, the name of a split field is shown in small letters, once for each of the contiguous sequences. In the RTL description of an instruction having a split field, and in certain other places where individual bits of a split field are identified, the name of the field in small letters represents the concatenation of the sequences from left to right. In all other places, the name of the field is capitalized and represents the concatenation of the sequences in some order, which need not be left to right, as described for each affected instruction.

### 1.7.1 I-Form

0	6	30	31
OPCD	LI	AA	LK

Figure 3. I instruction format

### 1.7.2 B-Form

0	6	11	16	30	31
OPCD	BO	BI	BD	AA	LK

Figure 4. B instruction format

### 1.7.3 SC-Form

0	6	11	16	20	27	30	31
OPCD	///	///	//	LEV	//	1	/

Figure 5. SC instruction format

### 1.7.4 D-Form

0	6	11	16	31
OPCD	RT	RA	D	
OPCD	RT	RA	SI	
OPCD	RS	RA	D	
OPCD	RS	RA	UI	
OPCD	BF	/	L	RA
OPCD	BF	/	L	RA
OPCD	TO	RA	SI	
OPCD	FRT	RA	D	
OPCD	FRS	RA	D	

Figure 6. D instruction format

### 1.7.5 DS-FORM

0	6	11	16	30	31
OPCD	RT	RA	DS	XO	
OPCD	RS	RA	DS	XO	

Figure 7. DS instruction format

## 1.7.6 X-FORM

0	6	11	16	21	31
OPCD	RT	RA	RB	XO	/
OPCD	RT	RA	NB	XO	/
OPCD	RT	/	SR	///	XO /
OPCD	RT	///	RB	XO	/
OPCD	RT	///	///	XO	/
OPCD	RS	RA	RB	XO	Rc
OPCD	RS	RA	RB	XO	1
OPCD	RS	RA	RB	XO	/
OPCD	RS	RA	NB	XO	/
OPCD	RS	RA	SH	XO	Rc
OPCD	RS	RA	///	XO	Rc
OPCD	RS	/	SR	///	XO /
OPCD	RS	///	RB	XO	/
OPCD	RS	///	///	XO	/
OPCD	RS	///	L	///	XO /
OPCD	BF	/	L	RA	RB XO /
OPCD	BF	///	FRA	FRB	XO /
OPCD	BF	///	BFA	///	XO /
OPCD	BF	///	///	U	/ XO Rc
OPCD	BF	///	///	///	XO /
OPCD	/	TH	RA	RB	XO /
OPCD	///	L	RA	RB	XO /
OPCD	///	L	///	RB	XO /
OPCD	///	L	///	///	XO /
OPCD	TO	RA	RB	XO	/
OPCD	FRT	RA	RB	XO	/
OPCD	FRT	///	FRB	XO	Rc
OPCD	FRT	///	///	XO	Rc
OPCD	FRS	RA	RB	XO	/
OPCD	BT	///	///	XO	Rc
OPCD	///	RA	RB	XO	/
OPCD	///	///	RB	XO	/
OPCD	///	///	///	XO	/

Figure 8. X instruction format

## 1.7.7 XL-FORM

0	6	11	16	21	31
OPCD	BT	BA	BB	XO	/
OPCD	BO	BI	///	BH	XO LK
OPCD	BF	///	BFA	///	XO /
OPCD	///	///	///	XO	/

Figure 9. XL instruction format

## 1.7.8 XFX-FORM

0	6	11	21	31
OPCD	RT	spr	XO	/
OPCD	RT	tbr	XO	/
OPCD	RT	0	///	XO /
OPCD	RT	1	FXM	/ XO /
OPCD	RS	0	FXM	/ XO /
OPCD	RS	1	FXM	/ XO /
OPCD	RS	spr	XO	/

Figure 10. XFX instruction format

## 1.7.9 XFL-FORM

0	6	7	15	16	21	31
OPCD	/	FLM	/	FRB	XO	Rc

Figure 11. XFL instruction format

## 1.7.10 XS-FORM

0	6	11	16	21	30	31
OPCD	RS	RA	sh	XO	sh	Rc

Figure 12. XS instruction format

## 1.7.11 XO-FORM

0	6	11	16	21	22	31
OPCD	RT	RA	RB	OE	XO	Rc
OPCD	RT	RA	RB	/	XO	Rc
OPCD	RT	RA	///	OE	XO	Rc

Figure 13. XO instruction format

### 1.7.12 A-FORM

0	6	11	16	21	26	31
OPCD	FRT	FRA	FRB	FRC	XO	Rc
OPCD	FRT	FRA	FRB	///	XO	Rc
OPCD	FRT	FRA	///	FRC	XO	Rc
OPCD	FRT	///	FRB	///	XO	Rc

Figure 14. A instruction format

### 1.7.13 M-FORM

0	6	11	16	21	26	31
OPCD	RS	RA	RB	MB	ME	Rc
OPCD	RS	RA	SH	MB	ME	Rc

Figure 15. M instruction format

### 1.7.14 MD-FORM

0	6	11	16	21	27	30	31
OPCD	RS	RA	sh	mb	XO	sh	Rc
OPCD	RS	RA	sh	me	XO	sh	Rc

Figure 16. MD instruction format

### 1.7.15 MDS-FORM

0	6	11	16	21	27	31
OPCD	RS	RA	RB	mb	XO	Rc
OPCD	RS	RA	RB	me	XO	Rc

Figure 17. MDS instruction format

### 1.7.16 Instruction Fields

#### AA (30)

Absolute Address bit.

- 0 The immediate field represents an address relative to the current instruction address. For I-form branches the effective address of the branch target is the sum of the LI field sign-extended to 64 bits and the address of the branch instruction. For B-form branches the effective address of the branch target is the sum of the BD field sign-extended to 64 bits and the address of the branch instruction.
- 1 The immediate field represents an absolute address. For I-form branches the effective address of the branch target is the LI field sign-extended to 64 bits. For B-form branches the effective address of the branch target is the BD field sign-extended to 64 bits.

#### BA (11:15)

Field used to specify a bit in the CR to be used as a source.

#### BB (16:20)

Field used to specify a bit in the CR to be used as a source.

#### BD (16:29)

Immediate field used to specify a 14-bit signed two's complement branch displacement which is concatenated on the right with 0b00 and sign-extended to 64 bits.

#### BF (6:8)

Field used to specify one of the CR fields or one of the FPSCR fields to be used as a target.

#### BFA (11:13)

Field used to specify one of the CR fields or one of the FPSCR fields to be used as a source.

#### BH (19:20)

Field used to specify a hint in the *Branch Conditional to Link Register* and *Branch Conditional to Count Register* instructions. The encoding is described in Section 2.4.1, "Branch Instructions" on page 20.

#### BI (11:15)

Field used to specify a bit in the CR to be tested by a *Branch Conditional* instruction.

#### BO (6:10)

Field used to specify options for the *Branch Conditional* instructions. The encoding is described in Section 2.4.1, "Branch Instructions" on page 20.

**BT (6:10)**

Field used to specify a bit in the CR or in the FPSCR to be used as a target.

**D (16:31)**

Immediate field used to specify a 16-bit signed two's complement integer which is sign-extended to 64 bits.

**DS (16:29)**

Immediate field used to specify a 14-bit signed two's complement integer which is concatenated on the right with 0b00 and sign-extended to 64 bits.

**FLM (7:14)**

Field mask used to identify the FPSCR fields that are to be updated by the *mtfsf* instruction.

**FRA (11:15)**

Field used to specify an FPR to be used as a source.

**FRB (16:20)**

Field used to specify an FPR to be used as a source.

**FRC (21:25)**

Field used to specify an FPR to be used as a source.

**FRS (6:10)**

Field used to specify an FPR to be used as a source.

**FRT (6:10)**

Field used to specify an FPR to be used as a target.

**FXM (12:19)**

Field mask used to identify the CR fields that are to be written by the *mtcrf* and *mtocrf* instructions, or read by the *mfocrf* instruction.

**L (10 or 15)**

Field used to specify whether a fixed-point Compare instruction is to compare 64-bit numbers or 32-bit numbers.

Field used by the optional version of the *Data Cache Block Flush* instruction (see Book II, *PowerPC Virtual Environment Architecture*).

Field used by the *Move To Machine State Register* and *TLB Invalidate Entry* instructions (see Book III, *PowerPC Operating Environment Architecture*).

**L (9:10)**

Field used by the *Synchronize* instruction (see Book II, *PowerPC Virtual Environment Architecture*).

**LEV (20:26)**

Field used by the *System Call* instruction.

**LI (6:29)**

Immediate field used to specify a 24-bit signed two's complement integer which is concatenated on the right with 0b00 and sign-extended to 64 bits.

**LK (31)**

LINK bit.

0 Do not set the Link Register.

1 Set the Link Register. The address of the instruction following the *Branch* instruction is placed into the Link Register.

**MB (21:25) and ME (26:30)**

Fields used in M-form instructions to specify a 64-bit mask consisting of 1-bits from bit MB+32 through bit ME+32 inclusive and 0-bits elsewhere, as described in Section 3.3.12, "Fixed-Point Rotate and Shift Instructions" on page 71.

**MB (21:26)**

Field used in MD-form and MDS-form instructions to specify the first 1-bit of a 64-bit mask, as described in Section 3.3.12, "Fixed-Point Rotate and Shift Instructions" on page 71.

**ME (21:26)**

Field used in MD-form and MDS-form instructions to specify the last 1-bit of a 64-bit mask, as described in Section 3.3.12, "Fixed-Point Rotate and Shift Instructions" on page 71.

**NB (16:20)**

Field used to specify the number of bytes to move in an immediate Move Assist instruction.

**OPCD (0:5)**

Primary opcode field.

**OE (21)**

Field used by XO-form instructions to enable setting OV and SO in the XER.

**RA (11:15)**

Field used to specify a GPR to be used as a source or as a target.

**RB (16:20)**

Field used to specify a GPR to be used as a source.

**Rc (31)**

RECORD bit.

0 Do not alter the Condition Register.

1 Set Condition Register Field 0 or Field 1 as described in Section 2.3.1, "Condition Register" on page 18.

**RS (6:10)**

Field used to specify a GPR to be used as a source.

**RT (6:10)**

Field used to specify a GPR to be used as a target.

**SH (16:20, or 16:20 and 30)**

Field used to specify a shift amount.

**SI (16:31)**

Immediate field used to specify a 16-bit signed integer.

**SPR (11:20)**

Field used to specify a Special Purpose Register for the *mtspr* and *mfspr* instructions.

**SR (12:15)**

Field used by the *Segment Register Manipulation* instructions (see Book III, *PowerPC Operating Environment Architecture*).

**TBR (11:20)**

Field used by the *Move From Time Base* instruction (see Book II, *PowerPC Virtual Environment Architecture*).

**TH (7:10)**

Field used by the optional data stream variant of the *dcbt* instruction (see Book II, *PowerPC Virtual Environment Architecture*).

**TO (6:10)**

Field used to specify the conditions on which to trap. The encoding is described in Section 3.3.10, “Fixed-Point Trap Instructions” on page 62.

**U (16:19)**

Immediate field used as the data to be placed into a field in the FPSCR.

**UI (16:31)**

Immediate field used to specify a 16-bit unsigned integer.

**XO (21:29, 21:30, 22:30, 26:30, 27:29, 27:30, or 30:31)**

Extended opcode field.

## 1.8 Classes of Instructions

An instruction falls into exactly one of the following three classes:

Defined  
Illegal  
Reserved

The class is determined by examining the opcode, and the extended opcode if any. If the opcode, or combination of opcode and extended opcode, is not that of a defined instruction or of a reserved instruction, the instruction is illegal.

### 1.8.1 Defined Instruction Class

This class of instructions contains all the instructions defined in the PowerPC User Instruction Set Architecture, PowerPC Virtual Environment Architecture, and PowerPC Operating Environment Architecture.

In general, defined instructions are guaranteed to be provided in all implementations. The only exceptions are instructions that are optional instructions. These exceptions are identified in the instruction descriptions.

A defined instruction can have preferred and/or invalid forms, as described in Section 1.9.1, “Preferred Instruction Forms” and Section 1.9.2, “Invalid Instruction Forms”.

### 1.8.2 Illegal Instruction Class

This class of instructions contains the set of instructions described in Appendix G, “Illegal Instructions” on page 187. Illegal instructions are available for future extensions of the PowerPC Architecture; that is, some future version of the PowerPC Architecture may define any of these instructions to perform new functions.

Any attempt to execute an illegal instruction will cause the system illegal instruction error handler to be invoked and will have no other effect.

An instruction consisting entirely of binary 0s is guaranteed always to be an illegal instruction. This increases the probability that an attempt to execute data or uninitialized storage will result in the invocation of the system illegal instruction error handler.

### 1.8.3 Reserved Instruction Class

This class of instructions contains the set of instructions described in Appendix H, “Reserved Instructions” on page 189.

Reserved instructions are allocated to specific purposes that are outside the scope of the PowerPC Architecture.

Any attempt to execute a reserved instruction will:

- perform the actions described in Book IV, *PowerPC Implementation Features* for the implementation if the instruction is implemented; or
- cause the system illegal instruction error handler to be invoked if the instruction is not implemented.

## 1.9 Forms of Defined Instructions

### 1.9.1 Preferred Instruction Forms

Some of the defined instructions have preferred forms. For such an instruction, the preferred form will execute in an efficient manner, but any other form may take significantly longer to execute than the preferred form.

Instructions having preferred forms are:

- the *Condition Register Logical* instructions
- the *Load/Store Multiple* instructions
- the *Load/Store String* instructions
- the *Or Immediate* instruction (preferred form of no-op)
- the *Move To Condition Register Fields* instruction

### 1.9.2 Invalid Instruction Forms

Some of the defined instructions can be coded in a form that is invalid. An instruction form is invalid if one or more fields of the instruction, excluding the opcode field(s), are coded incorrectly in a manner that can be deduced by examining only the instruction encoding.

In general, any attempt to execute an invalid form of an instruction will either cause the system illegal instruction error handler to be invoked or yield boundedly undefined results. Exceptions to this rule are stated in the instruction descriptions.

Some instruction forms are invalid because the instruction contains a reserved value in a defined field (see Section 1.5.2 on page 3); these invalid forms are not discussed further. All other invalid forms are identified in the instruction descriptions.

#### Assembler Note

Assemblers should report uses of invalid instruction forms as errors.

## 1.10 Optionality

Some of the defined instructions are optional. The optional instructions are defined in Chapter 5, “Optional Facilities and Instructions” on page 123. Additional optional instructions may be defined in Books II and III (e.g., see the section entitled “Lookaside Buffer Management” in Book III, and the chapters entitled “Optional Facilities and Instructions” in Book II and Book III).

Any attempt to execute an optional instruction that is not provided by the implementation will cause the system illegal instruction error handler to be invoked.

In addition to instructions, other kinds of optional facilities, such as registers, may be defined in Books II and III. The effects of attempting to use an optional facility that is not provided by the implementation are described in Books II and III as appropriate.

## 1.11 Exceptions

There are two kinds of exception, those caused directly by the execution of an instruction and those caused by an asynchronous event. In either case, the exception may cause one of several components of the system software to be invoked.

The exceptions that can be caused directly by the execution of an instruction include the following:

- an attempt to execute an illegal instruction, or an attempt by an application program to execute a “privileged” instruction (see Book III, *PowerPC Operating Environment Architecture*) (system illegal instruction error handler or system privileged instruction error handler)
- the execution of a defined instruction using an invalid form (system illegal instruction error handler or system privileged instruction error handler)
- the execution of an optional instruction that is not provided by the implementation (system illegal instruction error handler)
- an attempt to access a storage location that is unavailable (system instruction storage error handler or system data storage error handler)
- an attempt to access storage with an effective address alignment that is invalid for the instruction (system alignment error handler)
- the execution of a *System Call* instruction (system service program)
- the execution of a *Trap* instruction that traps (system trap handler)
- the execution of a floating-point instruction that causes a floating-point enabled exception to exist

(system floating-point enabled exception error handler)

The exceptions that can be caused by an asynchronous event are described in Book III, *PowerPC Operating Environment Architecture*.

The invocation of the system error handler is precise, except that if one of the imprecise modes for invoking the system floating-point enabled exception error handler is in effect (see page 96) then the invocation of the system floating-point enabled exception error handler may be imprecise. When the system error handler is invoked imprecisely, the excepting instruction does not appear to complete before the next instruction starts (because one of the effects of the excepting instruction, namely the invocation of the system error handler, has not yet occurred).

Additional information about exception handling can be found in Book III, *PowerPC Operating Environment Architecture*.

## 1.12 Storage Addressing

A program references storage using the effective address computed by the processor when it executes a *Storage Access* or *Branch* instruction (or certain other instructions described in Book II, *PowerPC Virtual Environment Architecture*, and Book III, *PowerPC Operating Environment Architecture*), or when it fetches the next sequential instruction.

### 1.12.1 Storage Operands

Bytes in storage are numbered consecutively starting with 0. Each number is the address of the corresponding byte.

Storage operands may be bytes, halfwords, words, or doublewords, or, for the *Load/Store Multiple* and *Move Assist* instructions, a sequence of bytes or words. The address of a storage operand is the address of its first byte (i.e., of its lowest-numbered byte). Byte ordering is Big-Endian. However, if the optional Little-Endian facility is implemented the system can be operated in a mode in which byte ordering is Little-Endian; see Section 5.3.

Operand length is implicit for each instruction.

The operand of a single-register *Storage Access* instruction has a “natural” alignment boundary equal to the operand length. In other words, the “natural” address of an operand is an integral multiple of the operand length. A storage operand is said to be *aligned* if it is aligned at its natural boundary; otherwise it is said to be *unaligned*.



Storage operands for single-register *Storage Access* instructions have the following characteristics. (Although not permitted as storage operands, quadwords are shown because quadword alignment is desirable for certain storage operands.)

Operand	Length	Addr <sub>60:63</sub> if aligned
Byte	8 bits	xxxx
Halfword	2 bytes	xxx0
Word	4 bytes	xx00
Doubleword	8 bytes	x000
Quadword	16 bytes	0000
<b>Note:</b> An “x” in an address bit position indicates that the bit can be 0 or 1 independent of the state of other bits in the address.		

The concept of alignment is also applied more generally, to any datum in storage. For example, a 12-byte datum in storage is said to be word-aligned if its address is an integral multiple of 4.

Some instructions require their storage operands to have certain alignments. In addition, alignment may affect performance. For single-register *Storage Access* instructions the best performance is obtained when storage operands are aligned. Additional effects of data placement on performance are described in Book II, *PowerPC Virtual Environment Architecture*.

Instructions are always four bytes long and word-aligned.

### 1.12.2 Effective Address Calculation

An effective address is computed by the processor when executing a *Storage Access* or *Branch* instruction (or certain other instructions described in Book II, *PowerPC Virtual Environment Architecture*, and Book III, *PowerPC Operating Environment Architecture*) or when fetching the next sequential instruction. The following provides an overview of this process. More detail is provided in the individual instruction descriptions.

Effective address calculations, for both data and instruction accesses, use 64-bit two's complement addition. All 64 bits of each address component participate in the calculation regardless of mode (32-bit or 64-bit). In this computation one operand is an address (which is by definition an unsigned number) and the second is a signed offset. Carries out of the most significant bit are ignored.

In 64-bit mode, the entire 64-bit result comprises the 64-bit effective address. The effective address arith-

metic wraps around from the maximum address,  $2^{64} - 1$ , to address 0.

In 32-bit mode, the low-order 32 bits of the 64-bit result comprise the effective address for the purpose of addressing storage. The high-order 32 bits of the 64-bit effective address are ignored for the purpose of accessing data, but are included whenever an effective address is placed into a GPR by *Load with Update* and *Store with Update* instructions. The high-order 32 bits of the 64-bit effective address are effectively set to 0 for the purpose of fetching instructions, and explicitly so whenever an effective address is placed into the Link Register by Branch instructions having LK=1. The high-order 32 bits of the 64-bit effective address are set to 0 in Special Purpose Registers when the system error handler is invoked. As used to address storage, the effective address arithmetic appears to wrap around from the maximum address,  $2^{32} - 1$ , to address 0 in 32-bit mode.

The 64-bit current instruction address and next instruction address are not affected by a change from 32-bit mode to 64-bit mode, but they are affected by a change from 64-bit mode to 32-bit mode. In the latter case, the high-order 32 bits are set to 0.

RA is a field in the instruction which specifies an address component in the computation of an effective address. A zero in the RA field indicates the absence of the corresponding address component. A value of zero is substituted for the absent component of the effective address computation. This substitution is shown in the instruction descriptions as (RA|0).

Effective addresses are computed as follows. In the descriptions below, it should be understood that “the contents of a GPR” refers to the entire 64-bit contents, independent of mode, but that in 32-bit mode only bits 32:63 of the 64-bit result of the computation are used to address storage.

- With X-form instructions, in computing the effective address of a data element, the contents of the GPR designated by RB (or the value zero for *lswi*, *lswi*, *stswi*, and *stdi*) are added to the contents of the GPR designated by RA or to zero if RA=0.
- With D-form instructions, the 16-bit D field is sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0.
- With DS-form instructions, the 14-bit DS field is concatenated on the right with 0b00 and sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0.

- With I-form Branch instructions, the 24-bit LI field is concatenated on the right with 0b00 and sign-extended to form a 64-bit address component. If AA=0, this address component is added to the address of the Branch instruction to form the effective address of the next instruction. If AA=1, this address component is the effective address of the next instruction.
- With B-form Branch instructions, the 14-bit BD field is concatenated on the right with 0b00 and sign-extended to form a 64-bit address component. If AA=0, this address component is added to the address of the Branch instruction to form the effective address of the next instruction. If AA=1, this address component is the effective address of the next instruction.
- With XL-form Branch instructions, bits 0:61 of the Link Register or the Count Register are concatenated on the right with 0b00 to form the effective address of the next instruction.
- With sequential instruction fetching, the value 4 is added to the address of the current instruction to form the effective address of the next instruction. (There is one exception to this rule, which involves changing between 32-bit and 64-bit mode and is described in the section entitled "Address Wrapping Combined with Changing MSR Bit SF" in Book III.)

If the size of the operand of a storage access instruction is more than one byte, the effective address for each byte after the first is computed by adding 1 to the effective address of the preceding byte.

## Chapter 2. Branch Processor

---

2.1 Branch Processor Overview . . . . .	17	2.4.1 Branch Instructions . . . . .	20
2.2 Instruction Execution Order . . . . .	17	2.4.2 System Call Instruction . . . . .	26
2.3 Branch Processor Registers . . . . .	18	2.4.3 Condition Register Logical Instruc- tions . . . . .	27
2.3.1 Condition Register . . . . .	18	2.4.4 Condition Register Field Instruction . . . . .	30
2.3.2 Link Register . . . . .	19		
2.3.3 Count Register . . . . .	19		
2.4 Branch Processor Instructions . . . . .	20		

---

### 2.1 Branch Processor Overview

This chapter describes the registers and instructions that make up the Branch Processor facility. Section 2.3, “Branch Processor Registers” on page 18 describes the registers associated with the Branch Processor. Section 2.4, “Branch Processor Instructions” on page 20 describes the instructions associated with the Branch Processor.

### 2.2 Instruction Execution Order

In general, instructions appear to execute sequentially, in the order in which they appear in storage. The exceptions to this rule are listed below.

- *Branch* instructions for which the branch is taken cause execution to continue at the target address specified by the Branch instruction.
- *Trap* instructions for which the trap conditions are satisfied, and *System Call* instructions, cause the appropriate system handler to be invoked.
- Exceptions can cause the system error handler to be invoked, as described in Section 1.11, “Exceptions” on page 14.
- Returning from a system service program, system trap handler, or system error handler causes execution to continue at a specified address.

The model of program execution in which the processor appears to execute one instruction at a time, completing each instruction before beginning to execute the next instruction is called the “sequential execution model”. In general, the processor obeys the sequential execution model. For the instructions and facilities

defined in this Book, the only exceptions to this rule are the following.

- A floating-point exception occurs when the processor is running in one of the Imprecise floating-point exception modes (see Section 4.4, “Floating-Point Exceptions” on page 94). The instruction that causes the exception does not complete before the next instruction begins execution, with respect to setting exception bits and (if the exception is enabled) invoking the system error handler.
- A Store instruction modifies one or more bytes in an area of storage that contains instructions that will subsequently be executed. Before an instruction in that area of storage is executed, software synchronization is required to ensure that the instructions executed are consistent with the results produced by the Store instruction.

#### Programming Note

This software synchronization will generally be provided by system library programs (see the section entitled “Instruction Storage” in Book II). Application programs should call the appropriate system library program before attempting to execute modified instructions.

## 2.3 Branch Processor Registers

### 2.3.1 Condition Register

The Condition Register (CR) is a 32-bit register which reflects the result of certain operations, and provides a mechanism for testing (and branching).




Figure 18. Condition Register

The bits in the Condition Register are grouped into eight 4-bit fields, named CR Field 0 (CR0), ..., CR Field 7 (CR7), which are set in one of the following ways.

- Specified fields of the CR can be set by a move to the CR from a GPR (*mtrcf*, *mtocrf*).
- A specified field of the CR can be set by a move to the CR from another CR field (*mcrf*), from XER<sub>32:35</sub> (*mcrxr*), or from the FPSCR (*mcrfs*).
- CR Field 0 can be set as the implicit result of a fixed-point instruction.
- CR Field 1 can be set as the implicit result of a floating-point instruction.
- A specified CR field can be set as the result of either a fixed-point or a floating-point Compare instruction.

Instructions are provided to perform logical operations on individual CR bits and to test individual CR bits.

For all fixed-point instructions in which Rc=1, and for *addic*., *andi*., and *andis*., the first three bits of CR Field 0 (bits 0:2 of the Condition Register) are set by signed comparison of the result to zero, and the fourth bit of CR Field 0 (bit 3 of the Condition Register) is copied from the SO field of the XER. “Result” here refers to the entire 64-bit value placed into the target register in 64-bit mode, and to bits 32:63 of the 64-bit value placed into the target register in 32-bit mode.

```

if (64-bit mode)
  then M ← 0
  else M ← 32
if (target_register)M:63 < 0 then c ← 0b100
else if (target_register)M:63 > 0 then c ← 0b010
else c ← 0b001
CR0 ← c || XERSO
  
```

If any portion of the result is undefined, then the value placed into the first three bits of CR Field 0 is undefined.

The bits of CR Field 0 are interpreted as follows.

Bit	Description
0	<b>Negative</b> (LT) The result is negative.

1	<b>Positive</b> (GT) The result is positive.
2	<b>Zero</b> (EQ) The result is zero.
3	<b>Summary Overflow</b> (SO) This is a copy of the final state of XER <sub>SO</sub> at the completion of the instruction.

#### Programming Note

CR Field 0 may not reflect the “true” (infinitely precise) result if overflow occurs; see Section 3.3.8, “Fixed-Point Arithmetic Instructions” on page 51.

The *stwcx*. and *stdcx*. instructions (see Book II, *PowerPC Virtual Environment Architecture*) also set CR Field 0.

For all floating-point instructions in which Rc=1, CR Field 1 (bits 4:7 of the Condition Register) is set to the Floating-Point exception status, copied from bits 0:3 of the Floating-Point Status and Control Register. This occurs regardless of whether any exceptions are enabled, and regardless of whether the writing of the result is suppressed (see Section 4.4, “Floating-Point Exceptions” on page 94). These bits are interpreted as follows.

Bit	Description
4	<b>Floating-Point Exception Summary</b> (FX) This is a copy of the final state of FPSCR <sub>FX</sub> at the completion of the instruction.
5	<b>Floating-Point Enabled Exception Summary</b> (FEX) This is a copy of the final state of FPSCR <sub>FEX</sub> at the completion of the instruction.
6	<b>Floating-Point Invalid Operation Exception Summary</b> (VX) This is a copy of the final state of FPSCR <sub>VX</sub> at the completion of the instruction.
7	<b>Floating-Point Overflow Exception</b> (OX) This is a copy of the final state of FPSCR <sub>OX</sub> at the completion of the instruction.

For *Compare* instructions, a specified CR field is set to reflect the result of the comparison. The bits of the specified CR field are interpreted as follows. A complete description of how the bits are set is given in the instruction descriptions in Section 3.3.9, “Fixed-Point Compare Instructions” on page 60 and Section 4.6.7, “Floating-Point Compare Instructions” on page 119.

Bit	Description
0	<b>Less Than, Floating-Point Less Than</b> (LT, FL) For fixed-point Compare instructions, (RA) < SI or (RB) (signed comparison) or (RA) < <sup>u</sup> UI

- or (RB) (unsigned comparison). For floating-point Compare instructions, (FRA) < (FRB).
- 1     **Greater Than, Floating-Point Greater Than** (GT, FG)  
For fixed-point Compare instructions, (RA) > SI or (RB) (signed comparison) or (RA) ><sup>u</sup> UI or (RB) (unsigned comparison). For floating-point Compare instructions, (FRA) > (FRB).
- 2     **Equal, Floating-Point Equal** (EQ, FE)  
For fixed-point Compare instructions, (RA) = SI, UI, or (RB). For floating-point Compare instructions, (FRA) = (FRB).
- 3     **Summary Overflow, Floating-Point Unordered** (SO,FU)  
For fixed-point Compare instructions, this is a copy of the final state of XER<sub>SO</sub> at the completion of the instruction. For floating-point Compare instructions, one or both of (FRA) and (FRB) is a NaN.

### 2.3.2 Link Register

The Link Register (LR) is a 64-bit register. It can be used to provide the branch target address for the *Branch Conditional to Link Register* instruction, and it holds the return address after Branch instructions for which LK=1.




Figure 19. Link Register

### 2.3.3 Count Register

The Count Register (CTR) is a 64-bit register. It can be used to hold a loop count that can be decremented during execution of Branch instructions that contain an appropriately coded BO field. If the value in the Count Register is 0 before being decremented, it is -1 afterward. The Count Register can also be used to provide the branch target address for the *Branch Conditional to Count Register* instruction.



Figure 20. Count Register

## 2.4 Branch Processor Instructions

### 2.4.1 Branch Instructions

The sequence of instruction execution can be changed by the *Branch* instructions. Because all instructions are on word boundaries, bits 62 and 63 of the generated branch target address are ignored by the processor in performing the branch.

The *Branch* instructions compute the effective address (EA) of the target in one of the following four ways, as described in Section 1.12.2, “Effective Address Calculation” on page 15.

1. Adding a displacement to the address of the *Branch* instruction (*Branch* or *Branch Conditional* with AA=0).
2. Specifying an absolute address (*Branch* or *Branch Conditional* with AA=1).
3. Using the address contained in the Link Register (*Branch Conditional to Link Register*).
4. Using the address contained in the Count Register (*Branch Conditional to Count Register*).

In all four cases, in 32-bit mode the final step in the address computation is setting the high-order 32 bits of the target address to 0.

For the first two methods, the target addresses can be computed sufficiently ahead of the *Branch* instruction that instructions can be prefetched along the target path. For the third and fourth methods, prefetching instructions along the target path is also possible provided the Link Register or the Count Register is loaded sufficiently ahead of the *Branch* instruction.

Branching can be conditional or unconditional, and the return address can optionally be provided. If the return address is to be provided (LK=1), the effective address of the instruction following the *Branch* instruction is placed into the Link Register after the branch target address has been computed; this is done regardless of whether the branch is taken.

For *Branch Conditional* instructions, the BO field specifies the conditions under which the branch is taken, as shown in Figure 21. In the figure, M=0 in 64-bit mode and M=32 in 32-bit mode. If the BO field specifies that the CTR is to be decremented, the entire 64-bit CTR is decremented regardless of the mode.

BO	Description
0000z	Decrement the CTR, then branch if the decremented $CTR_{M:63} \neq 0$ and $CR_{BI}=0$
0001z	Decrement the CTR, then branch if the decremented $CTR_{M:63} = 0$ and $CR_{BI}=0$
001at	Branch if $CR_{BI}=0$
0100z	Decrement the CTR, then branch if the decremented $CTR_{M:63} \neq 0$ and $CR_{BI}=1$
0101z	Decrement the CTR, then branch if the decremented $CTR_{M:63} = 0$ and $CR_{BI}=1$
011at	Branch if $CR_{BI}=1$
1a00t	Decrement the CTR, then branch if the decremented $CTR_{M:63} \neq 0$
1a01t	Decrement the CTR, then branch if the decremented $CTR_{M:63} = 0$
1z1zz	Branch always
Notes:	
1. “z” denotes a bit that is ignored.	
2. The “a” and “t” bits are used as described below.	

Figure 21. BO field encodings

The “a” and “t” bits of the BO field can be used by software to provide a hint about whether the branch is likely to be taken or is likely not to be taken, as shown in Figure 22.

at	Hint
00	No hint is given
01	Reserved
10	The branch is very likely not to be taken
11	The branch is very likely to be taken

Figure 22. “at” bit encodings

#### Programming Note

Many implementations have dynamic mechanisms for predicting whether a branch will be taken. Because the dynamic prediction is likely to be very accurate, and is likely to be overridden by any hint provided by the “at” bits, the “at” bits should be set to 0b00 unless the static prediction implied by at=0b10 or at=0b11 is highly likely to be correct.

For *Branch Conditional to Link Register* and *Branch Conditional to Count Register* instructions, the BH field

provides a hint about the use of the instruction, as shown in Figure 23.

BH	Hint
00	<b><i>bclr[l]</i></b> : The instruction is a subroutine return  <b><i>bcctr[l]</i></b> : The instruction is not a subroutine return; the target address is likely to be the same as the target address used the preceding time the branch was taken
01	<b><i>bclr[l]</i></b> : The instruction is not a subroutine return; the target address is likely to be the same as the target address used the preceding time the branch was taken  <b><i>bcctr[l]</i></b> : Reserved
10	Reserved
11	<b><i>bclr[l]</i></b> and <b><i>bcctr[l]</i></b> : The target address is not predictable

Figure 23. BH field encodings

#### Programming Note

The hint provided by the BH field is independent of the hint provided by the “at” bits (e.g., the BH field provides no indication of whether the branch is likely to be taken).

## Extended mnemonics for branches

Many extended mnemonics are provided so that *Branch Conditional* instructions can be coded with portions of the BO and BI fields as part of the mnemonic rather than as part of a numeric operand. Some of these are shown as examples with the Branch instructions. See Appendix B, “Assembler Extended Mnemonics” on page 151 for additional extended mnemonics.

#### Programming Note

The hints provided by the “at” bits and by the BH field do not affect the results of executing the instruction.

The “z” bits should be set to 0, because they may be assigned a meaning in some future version of the architecture.

## Programming Note

Many implementations have dynamic mechanisms for predicting the target addresses of **bclr[l]** and **bcctr[l]** instructions. These mechanisms may cache return addresses (i.e., Link Register values set by *Branch* instructions for which LK=1 and for which the branch was taken) and recently used branch target addresses. To obtain the best performance across the widest range of implementations, the programmer should obey the following rules.

- Use *Branch* instructions for which LK=1 only as subroutine calls (including function calls, etc.).
- Pair each subroutine call (i.e., each *Branch* instruction for which LK=1 and the branch is taken) with a **bclr** instruction that returns from the subroutine and has BH=0b00.
- Do not use **bclr** as a subroutine call. (Some implementations access the return address cache at most once per instruction; such implementations are likely to treat **bclr** as a subroutine return, and not as a subroutine call.)
- For **bclr[l]** and **bcctr[l]**, use the appropriate value in the BH field.

The following are examples of programming conventions that obey these rules. In the examples, BH is assumed to contain 0b00 unless otherwise stated. In addition, the “at” bits are assumed to be coded appropriately.

Let A, B, and Glue be specific programs.

- Loop counts:  
Keep them in the Count Register, and use a **bc** instruction (LK=0) to decrement the count and to branch back to the beginning of the loop if the decremented count is nonzero.
- Computed goto's, case statements, etc.:  
Use the Count Register to hold the address to branch to, and use a **bcctr** instruction (LK=0, and BH=0b11 if appropriate) to branch to the selected address.

- Direct subroutine linkage:  
Here A calls B and B returns to A. The two branches should be as follows.
  - A calls B: use a **bl** or **bcl** instruction (LK=1).
  - B returns to A: use a **bclr** instruction (LK=0) (the return address is in, or can be restored to, the Link Register).
- Indirect subroutine linkage:  
Here A calls Glue, Glue calls B, and B returns to A rather than to Glue. (Such a calling sequence is common in linkage code used when the subroutine that the programmer wants to call, here B, is in a different module from the caller; the Binder inserts “glue” code to mediate the branch.) The three branches should be as follows.
  - A calls Glue: use a **bl** or **bcl** instruction (LK=1).
  - Glue calls B: place the address of B into the Count Register, and use a **bcctr** instruction (LK=0).
  - B returns to A: use a **bclr** instruction (LK=0) (the return address is in, or can be restored to, the Link Register).
- Function call:  
Here A calls a function, the identity of which may vary from one instance of the call to another, instead of calling a specific program B. This case should be handled using the conventions of the preceding two bullets, depending on whether the call is direct or indirect, with the following differences.
  - If the call is direct, place the address of the function into the Count Register, and use a **bcctr** instruction (LK=1) instead of a **bl** or **bcl** instruction.
  - For the **bcctr[l]** instruction that branches to the function, use BH=0b11 if appropriate.



**Compatibility Note**

The bits corresponding to the current “a” and “t” bits, and to the current “z” bits except in the “branch always” BO encoding, had different meanings in versions of the architecture that precede Version 2.00.

- The bit corresponding to the “t” bit was called the “y” bit. The “y” bit indicated whether to use the architected default prediction ( $y=0$ ) or to use the complement of the default prediction ( $y=1$ ). The default prediction was defined as follows.
  - If the instruction is **bc[l][a]** with a negative value in the displacement field, the branch is taken. (This is the only case in which the prediction corresponding to the “y” bit differs from the prediction corresponding to the “t” bit.)
  - In all other cases (**bc[l][a]** with a nonnegative value in the displacement field, **bclr[l]**, or **bcctr[l]**), the branch is not taken.
- The BO encodings that test both the Count Register and the Condition Register had a “y” bit in place of the current “z” bit. The meaning of the “y” bit was as described in the preceding item.
- The “a” bit was a “z” bit.

Because these bits have always been defined either to be ignored or to be treated as hints, a given program will produce the same result on any implementation regardless of the values of the bits. Also, because even the “y” bit is ignored, in practice, by most processors that implement versions of the architecture that precede Version 2.00, the performance of a given program on those processors will not be affected by the values of the bits.

**Branch I-form**

b	target_addr	(AA=0 LK=0)
ba	target_addr	(AA=1 LK=0)
bl	target_addr	(AA=0 LK=1)
bla	target_addr	(AA=1 LK=1)

18	LI	AA	LK
0	6	30	31

```

if AA then NIA ←iea EXTS(LI || 0b00)
else      NIA ←iea CIA + EXTS(LI || 0b00)
if LK then LR ←iea CIA + 4

```

*target\_addr* specifies the branch target address.

If AA=0 then the branch target address is the sum of LI || 0b00 sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If AA=1 then the branch target address is the value LI || 0b00 sign-extended, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the Branch instruction is placed into the Link Register.

**Special Registers Altered:**

LR (if LK=1)

**Branch Conditional B-form**

bc	BO,BI,target_addr	(AA=0 LK=0)
bca	BO,BI,target_addr	(AA=1 LK=0)
bcl	BO,BI,target_addr	(AA=0 LK=1)
bcla	BO,BI,target_addr	(AA=1 LK=1)

16	BO	BI	BD	AA	LK
0	6	11	16	30	31

```

if (64-bit mode)
  then M ← 0
  else M ← 32
if ¬BO2 then CTR ← CTR - 1
ctr_ok ← BO2 | ((CTRM:63 ≠ 0) ⊕ BO3)
cond_ok ← BO0 | (CRBI ≡ BO1)
if ctr_ok & cond_ok then
  if AA then NIA ←iea EXTS(BD || 0b00)
  else      NIA ←iea CIA + EXTS(BD || 0b00)
if LK then LR ←iea CIA + 4

```

The BI field specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 21. *target\_addr* specifies the branch target address.

If AA=0 then the branch target address is the sum of BD || 0b00 sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If AA=1 then the branch target address is the value BD || 0b00 sign-extended, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the Branch instruction is placed into the Link Register.

**Special Registers Altered:**

CTR (if BO<sub>2</sub>=0)  
LR (if LK=1)

**Extended Mnemonics:**

Examples of extended mnemonics for *Branch Conditional*:

Extended:	Equivalent to:
blt target	bc 12,0,target
bne cr2,target	bc 4,10,target
bdnz target	bc 16,0,target

### Branch Conditional to Link Register XL-form

bclr BO,BI,BH (LK=0)  
bclrl BO,BI,BH (LK=1)

[POWER mnemonics: bcr, bclrl]

19	BO	BI	///	BH	16	LK
0	6	11	16	19	21	31

```

if (64-bit mode)
  then M ← 0
  else M ← 32
if ¬BO2 then CTR ← CTR - 1
ctr_ok ← BO2 | ((CTRM:63 ≠ 0) ⊕ BO3)
cond_ok ← BO0 | (CRBI ≡ BO1)
if ctr_ok & cond_ok then NIA ←iea LR0:61 || 0b00
if LK then LR ←iea CIA + 4

```

The BI field specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 21. The BH field is used as described in Figure 23. The branch target address is LR<sub>0:61</sub> || 0b00, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the *Branch* instruction is placed into the Link Register.

#### Special Registers Altered:

CTR (if BO<sub>2</sub>=0)  
LR (if LK=1)

#### Extended Mnemonics:

Examples of extended mnemonics for *Branch Conditional to Link Register*:

Extended:	Equivalent to:
bclr 4,6	bclr 4,6,0
bltlr	bclr 12,0,0
bnelr cr2	bclr 4,10,0
bdnzlr	bclr 16,0,0

#### Programming Note

**bclr**, **bclrl**, **bcctr**, and **bcctrl** each serve as both a basic and an extended mnemonic. The Assembler will recognize a **bclr**, **bclrl**, **bcctr**, or **bcctrl** mnemonic with three operands as the basic form, and a **bclr**, **bclrl**, **bcctr**, or **bcctrl** mnemonic with two operands as the extended form. In the extended form the BH operand is omitted and assumed to be 0b00.

### Branch Conditional to Count Register XL-form

bcctr BO,BI,BH (LK=0)  
bcctrl BO,BI,BH (LK=1)

[POWER mnemonics: bcc, bccl]

19	BO	BI	///	BH	528	LK
0	6	11	16	19	21	31

```

cond_ok ← BO0 | (CRBI ≡ BO1)
if cond_ok then NIA ←iea CTR0:61 || 0b00
if LK then LR ←iea CIA + 4

```

The BI field specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 21. The BH field is used as described in Figure 23. The branch target address is CTR<sub>0:61</sub> || 0b00, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the *Branch* instruction is placed into the Link Register.

If the “decrement and test CTR” option is specified (BO<sub>2</sub>=0), the instruction form is invalid.

#### Special Registers Altered:

LR (if LK=1)

#### Extended Mnemonics:

Examples of extended mnemonics for *Branch Conditional to Count Register*:

Extended:	Equivalent to:
bcctr 4,6	bcctr 4,6,0
bltctr	bcctr 12,0,0
bnectr cr2	bcctr 4,10,0

## 2.4.2 System Call Instruction

This instruction provides the means by which a program can call upon the system to perform a service.

### System Call *SC-form*

sc            LEV

[POWER mnemonic: svca]

17	///	///	//	LEV	//	1	/
0	6	11	16	20	27	30	31

This instruction calls the system to perform a service. A complete description of this instruction can be found in Book III, *PowerPC Operating Environment Architecture*.

The use of the LEV field is described in Book III. The LEV values greater than 1 are reserved, and bits 0:5 of the LEV field (instruction bits 20:25) are treated as a reserved field.

When control is returned to the program that executed the *System Call* instruction, the contents of the registers will depend on the register conventions used by the program providing the system service.

This instruction is context synchronizing (see Book III, *PowerPC Operating Environment Architecture*).

#### Special Registers Altered:

Dependent on the system service

#### Programming Note

**sc** serves as both a basic and an extended mnemonic. The Assembler will recognize an **sc** mnemonic with one operand as the basic form, and an **sc** mnemonic with no operand as the extended form. In the extended form the LEV operand is omitted and assumed to be 0.

In application programs the value of the LEV operand for **sc** should be 0.

#### Compatibility Note

For a discussion of POWER compatibility with respect to instruction bits 16:29, see Appendix E, "Incompatibilities with the POWER Architecture" on page 175.

### 2.4.3 Condition Register Logical Instructions

The *Condition Register Logical* instructions have preferred forms; see Section 1.9.1, “Preferred Instruction Forms” on page 13. In the preferred forms, the BT and BB fields satisfy the following rule.

- The bit specified by BT is in the same Condition Register field as the bit specified by BB.

### Extended mnemonics for Condition Register logical operations

A set of extended mnemonics is provided that allow additional Condition Register logical operations, beyond those provided by the basic *Condition Register Logical* instructions, to be coded easily. Some of these are shown as examples with the *Condition Register Logical* instructions. See Appendix B, “Assembler Extended Mnemonics” on page 151 for additional extended mnemonics.

---

**Condition Register AND XL-form**

crand BT,BA,BB

19	BT	BA	BB	257	/
0	6	11	16	21	31

$$CR_{BT} \leftarrow CR_{BA} \& CR_{BB}$$

The bit in the Condition Register specified by BA is ANDed with the bit in the Condition Register specified by BB, and the result is placed into the bit in the Condition Register specified by BT.

**Special Registers Altered:**CR<sub>BT</sub>**Condition Register OR XL-form**

cror BT,BA,BB

19	BT	BA	BB	449	/
0	6	11	16	21	31

$$CR_{BT} \leftarrow CR_{BA} \mid CR_{BB}$$

The bit in the Condition Register specified by BA is ORed with the bit in the Condition Register specified by BB, and the result is placed into the bit in the Condition Register specified by BT.

**Special Registers Altered:**CR<sub>BT</sub>**Extended Mnemonics:**

Example of extended mnemonics for *Condition Register OR*:

<i>Extended:</i>	<i>Equivalent to:</i>
crmove Bx,By	cror Bx,By,By

**Condition Register XOR XL-form**

crror BT,BA,BB

19	BT	BA	BB	193	/
0	6	11	16	21	31

$$CR_{BT} \leftarrow CR_{BA} \oplus CR_{BB}$$

The bit in the Condition Register specified by BA is XORed with the bit in the Condition Register specified by BB, and the result is placed into the bit in the Condition Register specified by BT.

**Special Registers Altered:**CR<sub>BT</sub>**Extended Mnemonics:**

Example of extended mnemonics for *Condition Register XOR*:

<i>Extended:</i>	<i>Equivalent to:</i>
crror Bx	crror Bx,Bx,Bx

**Condition Register NAND XL-form**

crnand BT,BA,BB

19	BT	BA	BB	225	/
0	6	11	16	21	31

$$CR_{BT} \leftarrow \neg (CR_{BA} \& CR_{BB})$$

The bit in the Condition Register specified by BA is ANDed with the bit in the Condition Register specified by BB, and the complemented result is placed into the bit in the Condition Register specified by BT.

**Special Registers Altered:**CR<sub>BT</sub>

**Condition Register NOR XL-form**

crror BT,BA,BB

19	BT	BA	BB	33	/
0	6	11	16	21	31

$$CR_{BT} \leftarrow \neg (CR_{BA} \mid CR_{BB})$$

The bit in the Condition Register specified by BA is ORed with the bit in the Condition Register specified by BB, and the complemented result is placed into the bit in the Condition Register specified by BT.

**Special Registers Altered:** $CR_{BT}$ **Extended Mnemonics:**

Example of extended mnemonics for *Condition Register NOR*:

<i>Extended:</i>	<i>Equivalent to:</i>
crror Bx,By	crror Bx,By,By

**Condition Register Equivalent XL-form**

creqv BT,BA,BB

19	BT	BA	BB	289	/
0	6	11	16	21	31

$$CR_{BT} \leftarrow CR_{BA} \equiv CR_{BB}$$

The bit in the Condition Register specified by BA is XORed with the bit in the Condition Register specified by BB, and the complemented result is placed into the bit in the Condition Register specified by BT.

**Special Registers Altered:** $CR_{BT}$ **Extended Mnemonics:**

Example of extended mnemonics for *Condition Register Equivalent*:

<i>Extended:</i>	<i>Equivalent to:</i>
creqv Bx	creqv Bx,Bx,Bx

**Condition Register AND with Complement XL-form**

crandc BT,BA,BB

19	BT	BA	BB	129	/
0	6	11	16	21	31

$$CR_{BT} \leftarrow CR_{BA} \& \neg CR_{BB}$$

The bit in the Condition Register specified by BA is ANDed with the complement of the bit in the Condition Register specified by BB, and the result is placed into the bit in the Condition Register specified by BT.

**Special Registers Altered:** $CR_{BT}$ **Condition Register OR with Complement XL-form**

crrorc BT,BA,BB

19	BT	BA	BB	417	/
0	6	11	16	21	31

$$CR_{BT} \leftarrow CR_{BA} \mid \neg CR_{BB}$$

The bit in the Condition Register specified by BA is ORed with the complement of the bit in the Condition Register specified by BB, and the result is placed into the bit in the Condition Register specified by BT.

**Special Registers Altered:** $CR_{BT}$

## 2.4.4 Condition Register Field Instruction

### *Move Condition Register Field XL-form*

mcrf        BF,BFA

19	BF	//	BFA	//	///	0	/
0	6	9	11	14	16	21	31

$CR_{4 \times BF:4 \times BF+3} \leftarrow CR_{4 \times BFA:4 \times BFA+3}$

The contents of Condition Register field BFA are copied to Condition Register field BF.

#### **Special Registers Altered:**

CR field BF



# Chapter 3. Fixed-Point Processor

3.1	Fixed-Point Processor Overview . .	31
3.2	Fixed-Point Processor Registers . . . . .	31
3.2.1	General Purpose Registers . . . .	31
3.2.2	Fixed-Point Exception Register . .	32
3.3	Fixed-Point Processor Instructions .	33
3.3.1	Fixed-Point Storage Access Instructions . . . . .	33
3.3.1.1	Storage Access Exceptions . . .	33
3.3.2	Fixed-Point Load Instructions . . .	33
3.3.3	Fixed-Point Store Instructions . . .	40
3.3.4	Fixed-Point Load and Store with Byte Reversal Instructions . . . . .	44
3.3.5	Fixed-Point Load and Store Multiple Instructions . . . . .	46
3.3.6	Fixed-Point Move Assist Instructions . . . . .	47
3.3.7	Other Fixed-Point Instructions . . .	50
3.3.8	Fixed-Point Arithmetic Instructions	51
3.3.9	Fixed-Point Compare Instructions	60
3.3.10	Fixed-Point Trap Instructions . . .	62
3.3.11	Fixed-Point Logical Instructions .	65
3.3.12	Fixed-Point Rotate and Shift Instructions . . . . .	71
3.3.12.1	Fixed-Point Rotate Instructions	71
3.3.12.2	Fixed-Point Shift Instructions .	77
3.3.13	Move To/From System Register Instructions . . . . .	81

## 3.1 Fixed-Point Processor Overview

This chapter describes the registers and instructions that make up the Fixed-Point Processor facility. Section 3.2, “Fixed-Point Processor Registers” describes the registers associated with the Fixed-Point Processor. Section 3.3, “Fixed-Point Processor Instructions” on page 33 describes the instructions associated with the Fixed-Point Processor.

storage internal to the Fixed-Point Processor is a set of 32 General Purpose Registers (GPRs). See Figure 24.

## 3.2 Fixed-Point Processor Registers

### 3.2.1 General Purpose Registers

All manipulation of information is done in registers internal to the Fixed-Point Processor. The principal





Figure 24. General Purpose Registers

Each GPR is a 64-bit register.

### 3.2.2 Fixed-Point Exception Register

The Fixed-Point Exception Register (XER) is a 64-bit register.



**Figure 25. Fixed-Point Exception Register**

The bit definitions for the Fixed-Point Exception Register are shown below. Here M=0 in 64-bit mode and M=32 in 32-bit mode.

The bits are set based on the operation of an instruction considered as a whole, not on intermediate results (e.g., the *Subtract From Carrying* instruction, the result of which is specified as the sum of three values, sets bits in the Fixed-Point Exception Register based on the entire operation, not on an intermediate sum).

Bit(s)	Description
0:31	Reserved
32	<b>Summary Overflow (SO)</b> The Summary Overflow bit is set to 1 whenever an instruction (except <i>mtspr</i> ) sets the Overflow bit. Once set, the SO bit remains set until it is cleared by an <i>mtspr</i> instruction (specifying the XER) or an <i>mcrxr</i> instruction. It is not altered by <i>Compare</i> instructions, nor by other instructions (except <i>mtspr</i> to the XER, and <i>mcrxr</i> ) that cannot overflow. Executing an <i>mtspr</i> instruction to the XER, supplying the values 0 for SO and 1 for OV, causes SO to be set to 0 and OV to be set to 1.
33	<b>Overflow (OV)</b> The Overflow bit is set to indicate that an overflow has occurred during execution of an instruction. XO-form <i>Add</i> , <i>Subtract From</i> , and <i>Negate</i> instructions having OE=1 set it to 1 if the carry out of bit M is not equal to the carry out of bit M+1, and set it to 0 otherwise. XO-form <i>Multiply Low</i> and <i>Divide</i> instructions having OE=1 set it to 1 if the result cannot be represented in 64 bits ( <i>mulld</i> , <i>divd</i> , <i>divdu</i> ) or in 32 bits ( <i>mullw</i> , <i>divw</i> , <i>divwu</i> ), and set it to 0 otherwise. The OV bit is not altered by <i>Compare</i> instructions, nor by other instructions (except <i>mtspr</i> to the XER, and <i>mcrxr</i> ) that cannot overflow.
34	<b>Carry (CA)</b> The Carry bit is set as follows, during execution of certain instructions. <i>Add Carrying</i> , <i>Subtract From Carrying</i> , <i>Add Extended</i> , and <i>Subtract From Extended</i> types of instructions set it to 1 if there is a carry out of bit M, and set it to 0 otherwise. <i>Shift Right Algebraic</i>

instructions set it to 1 if any 1-bits have been shifted out of a negative operand, and set it to 0 otherwise. The CA bit is not altered by *Compare* instructions, nor by other instructions (except *Shift Right Algebraic*, *mtspr* to the XER, and *mcrxr*) that cannot carry.

35:56	Reserved
57:63	This field specifies the number of bytes to be transferred by a <i>Load String Indexed</i> or <i>Store String Indexed</i> instruction.

#### Compatibility Note

For a discussion of POWER compatibility with respect to the XER, see Appendix E, "Incompatibilities with the POWER Architecture" on page 175.

## 3.3 Fixed-Point Processor Instructions

### 3.3.1 Fixed-Point Storage Access Instructions

The *Storage Access* instructions compute the effective address (EA) of the storage to be accessed as described in Section 1.12.2, “Effective Address Calculation” on page 15.

#### Programming Note

The *la* extended mnemonic permits computing an effective address as a *Load* or *Store* instruction would, but loads the address itself into a GPR rather than loading the value that is in storage at that address.

#### Programming Note

The DS field in DS-form *Storage Access* instructions is a word offset, not a byte offset like the D field in D-form *Storage Access* instructions. However, for programming convenience, Assemblers should support the specification of byte offsets for both forms of instruction.

#### 3.3.1.1 Storage Access Exceptions

Storage accesses will cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (*Store* only), or if the program attempts to access storage that is unavailable.

---

### 3.3.2 Fixed-Point Load Instructions

The byte, halfword, word, or doubleword in storage addressed by EA is loaded into register RT.

Many of the *Load* instructions have an “update” form, in which register RA is updated with the effective address. For these forms, if RA≠0 and RA≠RT, the effective address is placed into register RA and the storage element (byte, halfword, word, or doubleword) addressed by EA is loaded into RT.

#### Programming Note

In some implementations, the *Load Algebraic* and *Load with Update* instructions may have greater latency than other types of *Load* instructions. Moreover, *Load with Update* instructions may take longer to execute in some implementations than the corresponding pair of a non-update *Load* instruction and an *Add* instruction.

**Load Byte and Zero D-form**

lbz RT,D(RA)

34	RT	RA	D
0	6	11	16 31

if RA = 0 then b ← 0  
 else b ← (RA)  
 EA ← b + EXTS(D)  
 RT ← <sup>56</sup>0 || MEM(EA, 1)

Let the effective address (EA) be the sum (RA|0)+ D.  
 The byte in storage addressed by EA is loaded into RT<sub>56:63</sub>. RT<sub>0:55</sub> are set to 0.

**Special Registers Altered:**  
 None

**Load Byte and Zero with Update D-form**

lbzu RT,D(RA)

35	RT	RA	D
0	6	11	16 31

EA ← (RA) + EXTS(D)  
 RT ← <sup>56</sup>0 || MEM(EA, 1)  
 RA ← EA

Let the effective address (EA) be the sum (RA)+ D. The  
 byte in storage addressed by EA is loaded into RT<sub>56:63</sub>.  
 RT<sub>0:55</sub> are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

**Special Registers Altered:**  
 None

**Load Byte and Zero Indexed X-form**

lbzx RT,RA,RB

31	RT	RA	RB	87	/
0	6	11	16	21	31

if RA = 0 then b ← 0  
 else b ← (RA)  
 EA ← b + (RB)  
 RT ← <sup>56</sup>0 || MEM(EA, 1)

Let the effective address (EA) be the sum (RA|0)+ (RB). The byte in storage addressed by EA is loaded into RT<sub>56:63</sub>. RT<sub>0:55</sub> are set to 0.

**Special Registers Altered:**  
 None

**Load Byte and Zero with Update Indexed X-form**

lbzux RT,RA,RB

31	RT	RA	RB	119	/
0	6	11	16	21	31

EA ← (RA) + (RB)  
 RT ← <sup>56</sup>0 || MEM(EA, 1)  
 RA ← EA

Let the effective address (EA) be the sum (RA)+ (RB).  
 The byte in storage addressed by EA is loaded into RT<sub>56:63</sub>. RT<sub>0:55</sub> are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

**Special Registers Altered:**  
 None

**Load Halfword and Zero D-form**

lhz RT,D(RA)

40	RT	RA	D
0	6	11	16 31

if RA = 0 then b  $\leftarrow$  0  
else b  $\leftarrow$  (RA)  
EA  $\leftarrow$  b + EXTS(D)  
RT  $\leftarrow$  <sup>48</sup>0 || MEM(EA, 2)

Let the effective address (EA) be the sum (RA|0)+ D.  
The halfword in storage addressed by EA is loaded into RT<sub>48:63</sub>. RT<sub>0:47</sub> are set to 0.

**Special Registers Altered:**  
None

**Load Halfword and Zero with Update D-form**

lhzu RT,D(RA)

41	RT	RA	D
0	6	11	16 31

EA  $\leftarrow$  (RA) + EXTS(D)  
RT  $\leftarrow$  <sup>48</sup>0 || MEM(EA, 2)  
RA  $\leftarrow$  EA

Let the effective address (EA) be the sum (RA)+ D. The halfword in storage addressed by EA is loaded into RT<sub>48:63</sub>. RT<sub>0:47</sub> are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

**Special Registers Altered:**  
None

**Load Halfword and Zero Indexed X-form**

lhzx RT,RA,RB

31	RT	RA	RB	279	/
0	6	11	16	21	31

if RA = 0 then b  $\leftarrow$  0  
else b  $\leftarrow$  (RA)  
EA  $\leftarrow$  b + (RB)  
RT  $\leftarrow$  <sup>48</sup>0 || MEM(EA, 2)

Let the effective address (EA) be the sum (RA|0)+ (RB). The halfword in storage addressed by EA is loaded into RT<sub>48:63</sub>. RT<sub>0:47</sub> are set to 0.

**Special Registers Altered:**  
None

**Load Halfword and Zero with Update Indexed X-form**

lhzux RT,RA,RB

31	RT	RA	RB	311	/
0	6	11	16	21	31

EA  $\leftarrow$  (RA) + (RB)  
RT  $\leftarrow$  <sup>48</sup>0 || MEM(EA, 2)  
RA  $\leftarrow$  EA

Let the effective address (EA) be the sum (RA)+ (RB). The halfword in storage addressed by EA is loaded into RT<sub>48:63</sub>. RT<sub>0:47</sub> are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

**Special Registers Altered:**  
None

**Load Halfword Algebraic D-form**

lha RT,D(RA)

42	RT	RA	D
0	6	11	16 31

```

if RA = 0 then b ← 0
else      b ← (RA)
EA ← b + EXTS(D)
RT ← EXTS(MEM(EA, 2))

```

Let the effective address (EA) be the sum (RA|0)+ D. The halfword in storage addressed by EA is loaded into RT<sub>48:63</sub>. RT<sub>0:47</sub> are filled with a copy of bit 0 of the loaded halfword.

**Special Registers Altered:**

None

**Load Halfword Algebraic with Update D-form**

lhau RT,D(RA)

43	RT	RA	D
0	6	11	16 31

```

EA ← (RA) + EXTS(D)
RT ← EXTS(MEM(EA, 2))
RA ← EA

```

Let the effective address (EA) be the sum (RA)+ D. The halfword in storage addressed by EA is loaded into RT<sub>48:63</sub>. RT<sub>0:47</sub> are filled with a copy of bit 0 of the loaded halfword.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

**Special Registers Altered:**

None

**Load Halfword Algebraic Indexed X-form**

lhax RT,RA,RB

31	RT	RA	RB	343	/
0	6	11	16	21	31

```

if RA = 0 then b ← 0
else      b ← (RA)
EA ← b + (RB)
RT ← EXTS(MEM(EA, 2))

```

Let the effective address (EA) be the sum (RA|0)+ (RB). The halfword in storage addressed by EA is loaded into RT<sub>48:63</sub>. RT<sub>0:47</sub> are filled with a copy of bit 0 of the loaded halfword.

**Special Registers Altered:**

None

**Load Halfword Algebraic with Update Indexed X-form**

lhaux RT,RA,RB

31	RT	RA	RB	375	/
0	6	11	16	21	31

```

EA ← (RA) + (RB)
RT ← EXTS(MEM(EA, 2))
RA ← EA

```

Let the effective address (EA) be the sum (RA)+ (RB). The halfword in storage addressed by EA is loaded into RT<sub>48:63</sub>. RT<sub>0:47</sub> are filled with a copy of bit 0 of the loaded halfword.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

**Special Registers Altered:**

None

**Load Word and Zero D-form**

lwz RT,D(RA)

[POWER mnemonic: l]

32	RT	RA	D
0	6	11	16 31

if RA = 0 then  $b \leftarrow 0$   
else  $b \leftarrow (RA)$   
 $EA \leftarrow b + \text{EXTS}(D)$   
 $RT \leftarrow {}^{32}_0 || \text{MEM}(EA, 4)$

Let the effective address (EA) be the sum  $(RA|0) + D$ . The word in storage addressed by EA is loaded into  $RT_{32:63}$ .  $RT_{0:31}$  are set to 0.

**Special Registers Altered:**  
None

**Load Word and Zero with Update D-form**

lwzu RT,D(RA)

[POWER mnemonic: lu]

33	RT	RA	D
0	6	11	16 31

$EA \leftarrow (RA) + \text{EXTS}(D)$   
 $RT \leftarrow {}^{32}_0 || \text{MEM}(EA, 4)$   
 $RA \leftarrow EA$

Let the effective address (EA) be the sum  $(RA) + D$ . The word in storage addressed by EA is loaded into  $RT_{32:63}$ .  $RT_{0:31}$  are set to 0.

EA is placed into register RA.

If  $RA=0$  or  $RA=RT$ , the instruction form is invalid.

**Special Registers Altered:**  
None

**Load Word and Zero Indexed X-form**

lwzx RT,RA,RB

[POWER mnemonic: lx]

31	RT	RA	RB	23	/
0	6	11	16	21	31

if RA = 0 then  $b \leftarrow 0$   
else  $b \leftarrow (RA)$   
 $EA \leftarrow b + (RB)$   
 $RT \leftarrow {}^{32}_0 || \text{MEM}(EA, 4)$

Let the effective address (EA) be the sum  $(RA|0) + (RB)$ . The word in storage addressed by EA is loaded into  $RT_{32:63}$ .  $RT_{0:31}$  are set to 0.

**Special Registers Altered:**  
None

**Load Word and Zero with Update Indexed X-form**

lwzux RT,RA,RB

[POWER mnemonic: lux]

31	RT	RA	RB	55	/
0	6	11	16	21	31

$EA \leftarrow (RA) + (RB)$   
 $RT \leftarrow {}^{32}_0 || \text{MEM}(EA, 4)$   
 $RA \leftarrow EA$

Let the effective address (EA) be the sum  $(RA) + (RB)$ . The word in storage addressed by EA is loaded into  $RT_{32:63}$ .  $RT_{0:31}$  are set to 0.

EA is placed into register RA.

If  $RA=0$  or  $RA=RT$ , the instruction form is invalid.

**Special Registers Altered:**  
None

**Load Word Algebraic DS-form**

lwa RT,DS(RA)

58	RT	RA	DS	2
0	6	11	16	30 31

```

if RA = 0 then b ← 0
else      b ← (RA)
EA ← b + EXTS(DS || 0b00)
RT ← EXTS(MEM(EA, 4))

```

Let the effective address (EA) be the sum (RA|0)+(DS||0b00). The word in storage addressed by EA is loaded into RT<sub>32:63</sub>. RT<sub>0:31</sub> are filled with a copy of bit 0 of the loaded word.

**Special Registers Altered:**  
None

**Load Word Algebraic Indexed X-form**

lwax RT,RA,RB

31	RT	RA	RB	341	/
0	6	11	16	21	31

```

if RA = 0 then b ← 0
else      b ← (RA)
EA ← b + (RB)
RT ← EXTS(MEM(EA, 4))

```

Let the effective address (EA) be the sum (RA|0)+(RB). The word in storage addressed by EA is loaded into RT<sub>32:63</sub>. RT<sub>0:31</sub> are filled with a copy of bit 0 of the loaded word.

**Special Registers Altered:**  
None

**Load Word Algebraic with Update Indexed X-form**

lwaux RT,RA,RB

31	RT	RA	RB	373	/
0	6	11	16	21	31

```

EA ← (RA) + (RB)
RT ← EXTS(MEM(EA, 4))
RA ← EA

```

Let the effective address (EA) be the sum (RA)+(RB). The word in storage addressed by EA is loaded into RT<sub>32:63</sub>. RT<sub>0:31</sub> are filled with a copy of bit 0 of the loaded word.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

**Special Registers Altered:**  
None



**Load Doubleword DS-form**

ld RT,DS(RA)

58	RT	RA	DS	0
0	6	11	16	30 31

```
if RA = 0 then b ← 0
else          b ← (RA)
EA ← b + EXTS(DS || 0b00)
RT ← MEM(EA, 8)
```

Let the effective address (EA) be the sum (RA|0)+(DS||0b00). The doubleword in storage addressed by EA is loaded into RT.

**Special Registers Altered:**  
None

**Load Doubleword Indexed X-form**

ldx RT,RA,RB

31	RT	RA	RB	21	/
0	6	11	16	21	31

```
if RA = 0 then b ← 0
else          b ← (RA)
EA ← b + (RB)
RT ← MEM(EA, 8)
```

Let the effective address (EA) be the sum (RA|0)+(RB). The doubleword in storage addressed by EA is loaded into RT.

**Special Registers Altered:**  
None

**Load Doubleword with Update DS-form**

ldu RT,DS(RA)

58	RT	RA	DS	1
0	6	11	16	30 31

```
EA ← (RA) + EXTS(DS || 0b00)
RT ← MEM(EA, 8)
RA ← EA
```

Let the effective address (EA) be the sum (RA)+(DS||0b00). The doubleword in storage addressed by EA is loaded into RT.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

**Special Registers Altered:**  
None

**Load Doubleword with Update Indexed X-form**

ldux RT,RA,RB

31	RT	RA	RB	53	/
0	6	11	16	21	31

```
EA ← (RA) + (RB)
RT ← MEM(EA, 8)
RA ← EA
```

Let the effective address (EA) be the sum (RA)+(RB). The doubleword in storage addressed by EA is loaded into RT.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

**Special Registers Altered:**  
None

### 3.3.3 Fixed-Point Store Instructions

The contents of register RS are stored into the byte, halfword, word, or doubleword in storage addressed by EA.

Many of the *Store* instructions have an “update” form, in which register RA is updated with the effective address. For these forms, the following rules apply.

- If RA≠0, the effective address is placed into register RA.
- If RS=RA, the contents of register RS are copied to the target storage element and then EA is placed into RA (RS).

#### Store Byte D-form

stb RS,D(RA)

38	RS	RA	D
0	6	11	16 31

if RA = 0 then  $b \leftarrow 0$   
 else  $b \leftarrow (RA)$   
 $EA \leftarrow b + EXTS(D)$   
 $MEM(EA, 1) \leftarrow (RS)_{56:63}$

Let the effective address (EA) be the sum  $(RA|0) + D$ .  $(RS)_{56:63}$  are stored into the byte in storage addressed by EA.

**Special Registers Altered:**  
None

#### Store Byte Indexed X-form

stbx RS,RA,RB

31	RS	RA	RB	215	/
0	6	11	16	21	31

if RA = 0 then  $b \leftarrow 0$   
 else  $b \leftarrow (RA)$   
 $EA \leftarrow b + (RB)$   
 $MEM(EA, 1) \leftarrow (RS)_{56:63}$

Let the effective address (EA) be the sum  $(RA|0) + (RB)$ .  $(RS)_{56:63}$  are stored into the byte in storage addressed by EA.

**Special Registers Altered:**  
None

#### Store Byte with Update D-form

stbu RS,D(RA)

39	RS	RA	D
0	6	11	16 31

$EA \leftarrow (RA) + EXTS(D)$   
 $MEM(EA, 1) \leftarrow (RS)_{56:63}$   
 $RA \leftarrow EA$

Let the effective address (EA) be the sum  $(RA) + D$ .  $(RS)_{56:63}$  are stored into the byte in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**  
None

#### Store Byte with Update Indexed X-form

stbux RS,RA,RB

31	RS	RA	RB	247	/
0	6	11	16	21	31

$EA \leftarrow (RA) + (RB)$   
 $MEM(EA, 1) \leftarrow (RS)_{56:63}$   
 $RA \leftarrow EA$

Let the effective address (EA) be the sum  $(RA) + (RB)$ .  $(RS)_{56:63}$  are stored into the byte in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**  
None

**Store Halfword D-form**

sth RS,D(RA)

44	RS	RA	D
0	6	11	16
			31

```
if RA = 0 then b ← 0
else          b ← (RA)
EA ← b + EXTS(D)
MEM(EA, 2) ← (RS)48:63
```

Let the effective address (EA) be the sum (RA|0)+ D. (RS)<sub>48:63</sub> are stored into the halfword in storage addressed by EA.

**Special Registers Altered:**  
None

**Store Halfword with Update D-form**

sth RS,D(RA)

45	RS	RA	D
0	6	11	16
			31

```
EA ← (RA) + EXTS(D)
MEM(EA, 2) ← (RS)48:63
RA ← EA
```

Let the effective address (EA) be the sum (RA)+ D. (RS)<sub>48:63</sub> are stored into the halfword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**  
None

**Store Halfword Indexed X-form**

sthx RS,RA,RB

31	RS	RA	RB	407	/
0	6	11	16	21	31

```
if RA = 0 then b ← 0
else          b ← (RA)
EA ← b + (RB)
MEM(EA, 2) ← (RS)48:63
```

Let the effective address (EA) be the sum (RA|0)+ (RB). (RS)<sub>48:63</sub> are stored into the halfword in storage addressed by EA.

**Special Registers Altered:**  
None

**Store Halfword with Update Indexed X-form**

sthux RS,RA,RB

31	RS	RA	RB	439	/
0	6	11	16	21	31

```
EA ← (RA) + (RB)
MEM(EA, 2) ← (RS)48:63
RA ← EA
```

Let the effective address (EA) be the sum (RA)+ (RB). (RS)<sub>48:63</sub> are stored into the halfword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**  
None

**Store Word D-form**

stw RS,D(RA)

[POWER mnemonic: st]

36	RS	RA	D
0	6	11	16 31

if RA = 0 then b  $\leftarrow$  0  
 else b  $\leftarrow$  (RA)  
 EA  $\leftarrow$  b + EXTS(D)  
 MEM(EA, 4)  $\leftarrow$  (RS)<sub>32:63</sub>

Let the effective address (EA) be the sum (RA|0)+ D.  
 (RS)<sub>32:63</sub> are stored into the word in storage addressed by EA.

**Special Registers Altered:**

None

**Store Word Indexed X-form**

stwx RS,RA,RB

[POWER mnemonic: stx]

31	RS	RA	RB	151	/
0	6	11	16	21	31

if RA = 0 then b  $\leftarrow$  0  
 else b  $\leftarrow$  (RA)  
 EA  $\leftarrow$  b + (RB)  
 MEM(EA, 4)  $\leftarrow$  (RS)<sub>32:63</sub>

Let the effective address (EA) be the sum (RA|0)+ (RB). (RS)<sub>32:63</sub> are stored into the word in storage addressed by EA.

**Special Registers Altered:**

None

**Store Word with Update D-form**

stwu RS,D(RA)

[POWER mnemonic: stu]

37	RS	RA	D
0	6	11	16 31

EA  $\leftarrow$  (RA) + EXTS(D)  
 MEM(EA, 4)  $\leftarrow$  (RS)<sub>32:63</sub>  
 RA  $\leftarrow$  EA

Let the effective address (EA) be the sum (RA)+ D.  
 (RS)<sub>32:63</sub> are stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**

None

**Store Word with Update Indexed X-form**

stwux RS,RA,RB

[POWER mnemonic: stux]

31	RS	RA	RB	183	/
0	6	11	16	21	31

EA  $\leftarrow$  (RA) + (RB)  
 MEM(EA, 4)  $\leftarrow$  (RS)<sub>32:63</sub>  
 RA  $\leftarrow$  EA

Let the effective address (EA) be the sum (RA)+ (RB).  
 (RS)<sub>32:63</sub> are stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**

None

**Store Doubleword DS-form**

std RS,DS(RA)

62	RS	RA	DS	0
0	6	11	16	30 31

```
if RA = 0 then b ← 0
else          b ← (RA)
EA ← b + EXTS(DS || 0b00)
MEM(EA, 8) ← (RS)
```

Let the effective address (EA) be the sum (RA|0)+(DS||0b00). (RS) is stored into the doubleword in storage addressed by EA.

**Special Registers Altered:**  
None

**Store Doubleword with Update DS-form**

stdu RS,DS(RA)

62	RS	RA	DS	1
0	6	11	16	30 31

```
EA ← (RA) + EXTS(DS || 0b00)
MEM(EA, 8) ← (RS)
RA ← EA
```

Let the effective address (EA) be the sum (RA)+(DS||0b00). (RS) is stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**  
None

**Store Doubleword Indexed X-form**

stdx RS,RA,RB

31	RS	RA	RB	149	/
0	6	11	16	21	31

```
if RA = 0 then b ← 0
else          b ← (RA)
EA ← b + (RB)
MEM(EA, 8) ← (RS)
```

Let the effective address (EA) be the sum (RA|0)+(RB). (RS) is stored into the doubleword in storage addressed by EA.

**Special Registers Altered:**  
None

**Store Doubleword with Update Indexed X-form**

stdux RS,RA,RB

31	RS	RA	RB	181	/
0	6	11	16	21	31

```
EA ← (RA) + (RB)
MEM(EA, 8) ← (RS)
RA ← EA
```

Let the effective address (EA) be the sum (RA)+(RB). (RS) is stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**  
None

### 3.3.4 Fixed-Point Load and Store with Byte Reversal Instructions

#### Programming Note

These instructions have the effect of loading and storing data in Little-Endian byte order.

In some implementations, the Load Byte-Reverse instructions may have greater latency than other Load instructions.

#### Load Halfword Byte-Reverse Indexed X-form

lhbrx RT,RA,RB

31	RT	RA	RB	790	/
0	6	11	16	21	31

```

if RA = 0 then b ← 0
else      b ← (RA)
EA ← b + (RB)
RT ← 480 || MEM(EA+1, 1) || MEM(EA, 1)

```

Let the effective address (EA) be the sum (RA|0)+(RB). Bits 0:7 of the halfword in storage addressed by EA are loaded into RT<sub>56:63</sub>. Bits 8:15 of the halfword in storage addressed by EA are loaded into RT<sub>48:55</sub>. RT<sub>0:47</sub> are set to 0.

#### Special Registers Altered:

None

#### Load Word Byte-Reverse Indexed X-form

lwbrx RT,RA,RB

[POWER mnemonic: lbrx]

31	RT	RA	RB	534	/
0	6	11	16	21	31

```

if RA = 0 then b ← 0
else      b ← (RA)
EA ← b + (RB)
RT ← 320 || MEM(EA+3, 1) || MEM(EA+2, 1)
      || MEM(EA+1, 1) || MEM(EA, 1)

```

Let the effective address (EA) be the sum (RA|0)+(RB). Bits 0:7 of the word in storage addressed by EA are loaded into RT<sub>56:63</sub>. Bits 8:15 of the word in storage addressed by EA are loaded into RT<sub>48:55</sub>. Bits 16:23 of the word in storage addressed by EA are loaded into RT<sub>40:47</sub>. Bits 24:31 of the word in storage addressed by EA are loaded into RT<sub>32:39</sub>. RT<sub>0:31</sub> are set to 0.

#### Special Registers Altered:

None

**Store Halfword Byte-Reverse Indexed X-form**

sthbrx RS,RA,RB

31	RS	RA	RB	918	/
0	6	11	16	21	31

if RA = 0 then b  $\leftarrow$  0  
else b  $\leftarrow$  (RA)  
EA  $\leftarrow$  b + (RB)  
MEM(EA, 2)  $\leftarrow$  (RS)<sub>56:63</sub> || (RS)<sub>48:55</sub>

Let the effective address (EA) be the sum (RA|0)+(RB). (RS)<sub>56:63</sub> are stored into bits 0:7 of the halfword in storage addressed by EA. (RS)<sub>48:55</sub> are stored into bits 8:15 of the halfword in storage addressed by EA.

**Special Registers Altered:**  
None

**Store Word Byte-Reverse Indexed X-form**

stwbrx RS,RA,RB

[POWER mnemonic: stbrx]

31	RS	RA	RB	662	/
0	6	11	16	21	31

if RA = 0 then b  $\leftarrow$  0  
else b  $\leftarrow$  (RA)  
EA  $\leftarrow$  b + (RB)  
MEM(EA, 4)  $\leftarrow$  (RS)<sub>56:63</sub> || (RS)<sub>48:55</sub> || (RS)<sub>40:47</sub> || (RS)<sub>32:39</sub>

Let the effective address (EA) be the sum (RA|0)+(RB). (RS)<sub>56:63</sub> are stored into bits 0:7 of the word in storage addressed by EA. (RS)<sub>48:55</sub> are stored into bits 8:15 of the word in storage addressed by EA. (RS)<sub>40:47</sub> are stored into bits 16:23 of the word in storage addressed by EA. (RS)<sub>32:39</sub> are stored into bits 24:31 of the word in storage addressed by EA.

**Special Registers Altered:**  
None

### 3.3.5 Fixed-Point Load and Store Multiple Instructions

The *Load/Store Multiple* instructions have preferred forms; see Section 1.9.1, “Preferred Instruction Forms” on page 13. In the preferred forms, storage alignment satisfies the following rule.

- The combination of the EA and RT (RS) is such that the low-order byte of GPR 31 is loaded (stored) from (into) the last byte of an aligned quadword in storage.

#### Compatibility Note

For a discussion of POWER compatibility with respect to the alignment of the EA for the *Load Multiple Word* and *Store Multiple Word* instructions, see Appendix E, “Incompatibilities with the POWER Architecture” on page 175. For compatibility with future versions of the PowerPC Architecture, these EAs should be word-aligned.

#### Load Multiple Word D-form

lmw RT,D(RA)

[POWER mnemonic: lm]

46	RT	RA	D
0	6	11	16 31

```

if RA = 0 then b ← 0
else      b ← (RA)
EA ← b + EXTS(D)
r ← RT
do while r ≤ 31
    GPR(r) ← 320 || MEM(EA, 4)
    r ← r + 1
    EA ← EA + 4

```

Let  $n = (32 - RT)$ . Let the effective address (EA) be the sum  $(RA|0) + D$ .

$n$  consecutive words starting at EA are loaded into the low-order 32 bits of GPRs RT through 31. The high-order 32 bits of these GPRs are set to zero.

If RA is in the range of registers to be loaded, including the case in which  $RA=0$ , the instruction form is invalid.

#### Special Registers Altered:

None

#### Store Multiple Word D-form

stmw RS,D(RA)

[POWER mnemonic: stm]

47	RS	RA	D
0	6	11	16 31

```

if RA = 0 then b ← 0
else      b ← (RA)
EA ← b + EXTS(D)
r ← RS
do while r <= 31
    MEM(EA, 4) ← GPR(r)32:63
    r ← r + 1
    EA ← EA + 4

```

Let  $n = (32 - RS)$ . Let the effective address (EA) be the sum  $(RA|0) + D$ .

$n$  consecutive words starting at EA are stored from the low-order 32 bits of GPRs RS through 31.

#### Special Registers Altered:

None



### 3.3.6 Fixed-Point Move Assist Instructions

The *Move Assist* instructions allow movement of data from storage to registers or from registers to storage without concern for alignment. These instructions can be used for a short move between arbitrary storage locations or to initiate a long move between unaligned storage fields.

The *Load/Store String* instructions have preferred forms; see Section 1.9.1, “Preferred Instruction Forms” on page 13. In the preferred forms, register usage satisfies the following rules.

- RS = 4 or 5

- RT = 4 or 5
- last register loaded/stored  $\leq 12$

For some implementations, using GPR 4 for RS and RT may result in slightly faster execution than using GPR 5; see Book IV, *PowerPC Implementation Features*.

**Load String Word Immediate X-form**

lswi RT,RA,NB

[POWER mnemonic: lsi]

31	RT	RA	NB	597	/
0	6	11	16	21	31

```

if RA = 0 then EA ← 0
else EA ← (RA)
if NB = 0 then n ← 32
else n ← NB
r ← RT - 1
i ← 32
do while n > 0
  if i = 32 then
    r ← r + 1 (mod 32)
    GPR(r) ← 0
  GPR(r)i:i+7 ← MEM(EA, 1)
  i ← i + 8
  if i = 64 then i ← 32
  EA ← EA + 1
  n ← n - 1

```

Let the effective address (EA) be (RA|0). Let  $n = NB$  if  $NB \neq 0$ ,  $n = 32$  if  $NB = 0$ ;  $n$  is the number of bytes to load. Let  $nr = \text{CEIL}(n/4)$ ;  $nr$  is the number of registers to receive data.

$n$  consecutive bytes starting at EA are loaded into GPRs RT through  $RT+nr-1$ . Data are loaded into the low-order four bytes of each GPR; the high-order four bytes are set to 0.

Bytes are loaded left to right in each register. The sequence of registers wraps around to GPR 0 if required. If the low-order four bytes of register  $RT+nr-1$  are only partially filled, the unfilled low-order byte(s) of that register are set to 0.

If RA is in the range of registers to be loaded, including the case in which  $RA=0$ , the instruction form is invalid.

**Special Registers Altered:**

None

**Load String Word Indexed X-form**

lswx RT,RA,RB

[POWER mnemonic: lsx]

31	RT	RA	RB	533	/
0	6	11	16	21	31

```

if RA = 0 then b ← 0
else b ← (RA)
EA ← b + (RB)
n ← XER57:63
r ← RT - 1
i ← 32
RT ← undefined
do while n > 0
  if i = 32 then
    r ← r + 1 (mod 32)
    GPR(r) ← 0
  GPR(r)i:i+7 ← MEM(EA, 1)
  i ← i + 8
  if i = 64 then i ← 32
  EA ← EA + 1
  n ← n - 1

```

Let the effective address (EA) be the sum  $(RA|0) + (RB)$ . Let  $n = XER_{57:63}$ ;  $n$  is the number of bytes to load. Let  $nr = \text{CEIL}(n/4)$ ;  $nr$  is the number of registers to receive data.

If  $n > 0$ ,  $n$  consecutive bytes starting at EA are loaded into GPRs RT through  $RT+nr-1$ . Data are loaded into the low-order four bytes of each GPR; the high-order four bytes are set to 0.

Bytes are loaded left to right in each register. The sequence of registers wraps around to GPR 0 if required. If the low-order four bytes of register  $RT+nr-1$  are only partially filled, the unfilled low-order byte(s) of that register are set to 0.

If  $n=0$ , the contents of register RT are undefined.

If RA or RB is in the range of registers to be loaded, including the case in which  $RA=0$ , either the system illegal instruction error handler is invoked or the results are boundedly undefined. If  $RT=RA$  or  $RT=RB$ , the instruction form is invalid.

**Special Registers Altered:**

None

**Store String Word Immediate X-form**

stswi RS,RA,NB

[POWER mnemonic: stsi]

31	RS	RA	NB	725	/
0	6	11	16	21	31

```
if RA = 0 then EA ← 0
else      EA ← (RA)
if NB = 0 then n ← 32
else      n ← NB
r ← RS - 1
i ← 32
do while n > 0
  if i = 32 then r ← r + 1 (mod 32)
  MEM(EA, 1) ← GPR(r)i:i+7
  i ← i + 8
  if i = 64 then i ← 32
  EA ← EA + 1
  n ← n - 1
```

Let the effective address (EA) be (RA|0). Let  $n = NB$  if  $NB \neq 0$ ,  $n = 32$  if  $NB = 0$ ;  $n$  is the number of bytes to store. Let  $nr = \text{CEIL}(n/4)$ ;  $nr$  is the number of registers to supply data.

$n$  consecutive bytes starting at EA are stored from GPRs RS through  $RS+nr-1$ . Data are stored from the low-order four bytes of each GPR.

Bytes are stored left to right from each register. The sequence of registers wraps around to GPR 0 if required.

**Special Registers Altered:**

None

**Store String Word Indexed X-form**

stswx RS,RA,RB

[POWER mnemonic: stsx]

31	RS	RA	RB	661	/
0	6	11	16	21	31

```
if RA = 0 then b ← 0
else      b ← (RA)
EA ← b + (RB)
n ← XER57:63
r ← RS - 1
i ← 32
do while n > 0
  if i = 32 then r ← r + 1 (mod 32)
  MEM(EA, 1) ← GPR(r)i:i+7
  i ← i + 8
  if i = 64 then i ← 32
  EA ← EA + 1
  n ← n - 1
```

Let the effective address (EA) be the sum  $(RA|0) + (RB)$ . Let  $n = XER_{57:63}$ ;  $n$  is the number of bytes to store. Let  $nr = \text{CEIL}(n/4)$ ;  $nr$  is the number of registers to supply data.

If  $n > 0$ ,  $n$  consecutive bytes starting at EA are stored from GPRs RS through  $RS+nr-1$ . Data are stored from the low-order four bytes of each GPR.

Bytes are stored left to right from each register. The sequence of registers wraps around to GPR 0 if required.

If  $n = 0$ , no bytes are stored.**Special Registers Altered:**

None

### 3.3.7 Other Fixed-Point Instructions

The remainder of the fixed-point instructions use the contents of the General Purpose Registers (GPRs) as source operands, and place results into GPRs, into the Fixed-Point Exception Register (XER), and into Condition Register fields. In addition, the *Trap* instructions test the contents of a GPR or XER bit, invoking the system trap handler if the result of the specified test is true.

These instructions treat the source operands as signed integers unless the instruction is explicitly identified as performing an unsigned operation.

The X-form and XO-form instructions with *Rc*=1, and the D-form instructions ***addic.***, ***andi.***, and ***andis.***, set the first three bits of CR Field 0 to characterize the

result placed into the target register. In 64-bit mode, these bits are set by signed comparison of the result to zero. In 32-bit mode, these bits are set by signed comparison of the low-order 32 bits of the result to zero.

Unless otherwise noted and when appropriate, when CR Field 0 and the XER are set they reflect the value placed into the target register.

---

**Programming Note**

---

Instructions with the OE bit set or that set CA may execute slowly or may prevent the execution of subsequent instructions until the instruction has completed.

### 3.3.8 Fixed-Point Arithmetic Instructions

The XO-form *Arithmetic* instructions with Rc=1, and the D-form *Arithmetic* instruction **addic.**, set the first three bits of CR Field 0 as described in Section 3.3.7, “Other Fixed-Point Instructions”.

**addic**, **addic.**, **subfic**, **addc**, **subfc**, **adde**, **subfe**, **addme**, **subfme**, **addze**, and **subfze** always set CA, to reflect the carry out of bit 0 in 64-bit mode and out of bit 32 in 32-bit mode. The XO-form *Arithmetic* instructions set SO and OV when OE=1 to reflect overflow of the result. Except for the *Multiply Low* and *Divide* instructions, the setting of these bits is mode-dependent, and reflects overflow of the 64-bit result in 64-bit mode and overflow of the low-order 32-bit result in 32-bit mode. For XO-form *Multiply Low* and *Divide* instructions, the setting of these bits is mode-independent, and reflects overflow of the 64-bit result for **mulld**, **divd**, and **divdu**, and overflow of the low-order 32-bit result for **mullw**, **divw**, and **divwu**.

#### Programming Note

Notice that CR Field 0 may not reflect the “true” (infinitely precise) result if overflow occurs.

### Extended mnemonics for addition and subtraction

Several extended mnemonics are provided that use the *Add Immediate* and *Add Immediate Shifted* instructions to load an immediate value or an address into a target register. Some of these are shown as examples with the two instructions.

The PowerPC Architecture supplies *Subtract From* instructions, which subtract the second operand from the third. A set of extended mnemonics is provided that use the more “normal” order, in which the third operand is subtracted from the second, with the third operand being either an immediate field or a register. Some of these are shown as examples with the appropriate *Add* and *Subtract From* instructions.

See Appendix B, “Assembler Extended Mnemonics” on page 151 for additional extended mnemonics.

#### Add Immediate D-form

addi RT,RA,SI

[POWER mnemonic: cal]

14	RT	RA	SI
0	6	11	16
			31

if RA = 0 then RT ← EXTS(SI)  
else RT ← (RA) + EXTS(SI)

The sum (RA|0) + SI is placed into register RT.

#### Special Registers Altered:

None

#### Extended Mnemonics:

Examples of extended mnemonics for *Add Immediate*:

Extended:	Equivalent to:
li Rx,value	addi Rx,0,value
la Rx,disp(Ry)	addi Rx,Ry,disp
subi Rx,Ry,value	addi Rx,Ry,-value

#### Programming Note

**addi**, **addis**, **add**, and **subf** are the preferred instructions for addition and subtraction, because they set few status bits.

Notice that **addi** and **addis** use the value 0, not the contents of GPR 0, if RA=0.

#### Add Immediate Shifted D-form

addis RT,RA,SI

[POWER mnemonic: cau]

15	RT	RA	SI
0	6	11	16
			31

if RA = 0 then RT ← EXTS(SI || <sup>16</sup>0)  
else RT ← (RA) + EXTS(SI || <sup>16</sup>0)

The sum (RA|0) + (SI || 0x0000) is placed into register RT.

#### Special Registers Altered:

None

#### Extended Mnemonics:

Examples of extended mnemonics for *Add Immediate Shifted*:

Extended:	Equivalent to:
lis Rx,value	addis Rx,0,value
subis Rx,Ry,value	addis Rx,Ry,-value

**Add XO-form**

add RT,RA,RB (OE=0 Rc=0)  
 add. RT,RA,RB (OE=0 Rc=1)  
 addo RT,RA,RB (OE=1 Rc=0)  
 addo. RT,RA,RB (OE=1 Rc=1)

[POWER mnemonics: cax, cax., caxo, caxo.]

31	RT	RA	RB	OE	266	Rc
0	6	11	16	21	22	31

$$RT \leftarrow (RA) + (RB)$$

The sum  $(RA) + (RB)$  is placed into register RT.

**Special Registers Altered:**

CR0 (if Rc=1)  
 SO OV (if OE=1)

**Subtract From XO-form**

subf RT,RA,RB (OE=0 Rc=0)  
 subf. RT,RA,RB (OE=0 Rc=1)  
 subfo RT,RA,RB (OE=1 Rc=0)  
 subfo. RT,RA,RB (OE=1 Rc=1)

31	RT	RA	RB	OE	40	Rc
0	6	11	16	21	22	31

$$RT \leftarrow \neg(RA) + (RB) + 1$$

The sum  $\neg(RA) + (RB) + 1$  is placed into register RT.

**Special Registers Altered:**

CR0 (if Rc=1)  
 SO OV (if OE=1)

**Extended Mnemonics:**

Example of extended mnemonics for *Subtract From*:

<i>Extended:</i>	<i>Equivalent to:</i>
sub Rx,Ry,Rz	subf Rx,Rz,Ry

**Add Immediate Carrying D-form**

addic RT,RA,SI

[POWER mnemonic: ai]

12	RT	RA	SI
0	6	11	31

$$RT \leftarrow (RA) + \text{EXTS}(SI)$$

The sum  $(RA) + SI$  is placed into register RT.

**Special Registers Altered:**

CA

**Extended Mnemonics:**

Example of extended mnemonics for *Add Immediate Carrying*:

<i>Extended:</i>	<i>Equivalent to:</i>
subic Rx,Ry,value	addic Rx,Ry,-value

**Add Immediate Carrying and Record D-form**

addic. RT,RA,SI

[POWER mnemonic: ai.]

13	RT	RA	SI
0	6	11	31

$$RT \leftarrow (RA) + \text{EXTS}(SI)$$

The sum  $(RA) + SI$  is placed into register RT.

**Special Registers Altered:**

CR0 CA

**Extended Mnemonics:**

Example of extended mnemonics for *Add Immediate Carrying and Record*:

<i>Extended:</i>	<i>Equivalent to:</i>
subic. Rx,Ry,value	addic. Rx,Ry,-value

**Subtract From Immediate Carrying  
D-form**

subfic RT,RA,SI

[POWER mnemonic: sfj]

8	RT	RA	SI
0	6	11	16 31

$$RT \leftarrow \neg(RA) + \text{EXTS}(SI) + 1$$

The sum  $\neg(RA) + SI + 1$  is placed into register RT.

**Special Registers Altered:**

CA

**Add Carrying XO-form**

addc RT,RA,RB (OE=0 Rc=0)  
addc. RT,RA,RB (OE=0 Rc=1)  
addco RT,RA,RB (OE=1 Rc=0)  
addco. RT,RA,RB (OE=1 Rc=1)

[POWER mnemonics: a, a., ao, ao.]

31	RT	RA	RB	OE	10	Rc
0	6	11	16	21	22	31

$$RT \leftarrow (RA) + (RB)$$

The sum  $(RA) + (RB)$  is placed into register RT.

**Special Registers Altered:**

CA  
CR0 (if Rc=1)  
SO OV (if OE=1)

**Subtract From Carrying XO-form**

subfc RT,RA,RB (OE=0 Rc=0)  
subfc. RT,RA,RB (OE=0 Rc=1)  
subfco RT,RA,RB (OE=1 Rc=0)  
subfco. RT,RA,RB (OE=1 Rc=1)

[POWER mnemonics: sf, sf., sfo, sfo.]

31	RT	RA	RB	OE	8	Rc
0	6	11	16	21	22	31

$$RT \leftarrow \neg(RA) + (RB) + 1$$

The sum  $\neg(RA) + (RB) + 1$  is placed into register RT.

**Special Registers Altered:**

CA  
CR0 (if Rc=1)  
SO OV (if OE=1)

**Extended Mnemonics:**

Example of extended mnemonics for *Subtract From Carrying*:

*Extended:* subc Rx,Ry,Rz      *Equivalent to:* subfc Rx,Rz,Ry

**Add Extended XO-form**

adde RT,RA,RB (OE=0 Rc=0)  
 adde. RT,RA,RB (OE=0 Rc=1)  
 addeo RT,RA,RB (OE=1 Rc=0)  
 addeo. RT,RA,RB (OE=1 Rc=1)

[POWER mnemonics: ae, ae., aeo, aeo.]

31	RT	RA	RB	OE	138	Rc
0	6	11	16	21	22	31

$RT \leftarrow (RA) + (RB) + CA$

The sum  $(RA) + (RB) + CA$  is placed into register RT.

**Special Registers Altered:**

CA  
 CR0 (if Rc=1)  
 SO OV (if OE=1)

**Subtract From Extended XO-form**

subfe RT,RA,RB (OE=0 Rc=0)  
 subfe. RT,RA,RB (OE=0 Rc=1)  
 subfeo RT,RA,RB (OE=1 Rc=0)  
 subfeo. RT,RA,RB (OE=1 Rc=1)

[POWER mnemonics: sfe, sfe., sfeo, sfeo.]

31	RT	RA	RB	OE	136	Rc
0	6	11	16	21	22	31

$RT \leftarrow \neg(RA) + (RB) + CA$

The sum  $\neg(RA) + (RB) + CA$  is placed into register RT.

**Special Registers Altered:**

CA  
 CR0 (if Rc=1)  
 SO OV (if OE=1)

**Add to Minus One Extended XO-form**

addme RT,RA (OE=0 Rc=0)  
 addme. RT,RA (OE=0 Rc=1)  
 addmeo RT,RA (OE=1 Rc=0)  
 addmeo. RT,RA (OE=1 Rc=1)

[POWER mnemonics: ame, ame., ameo, ameo.]

31	RT	RA	///	OE	234	Rc
0	6	11	16	21	22	31

$RT \leftarrow (RA) + CA - 1$

The sum  $(RA) + CA + {}^{64}1$  is placed into register RT.

**Special Registers Altered:**

CA  
 CR0 (if Rc=1)  
 SO OV (if OE=1)

**Subtract From Minus One Extended XO-form**

subfme RT,RA (OE=0 Rc=0)  
 subfme. RT,RA (OE=0 Rc=1)  
 subfmeo RT,RA (OE=1 Rc=0)  
 subfmeo. RT,RA (OE=1 Rc=1)

[POWER mnemonics: sfme, sfme., sfmeo, sfmeo.]

31	RT	RA	///	OE	232	Rc
0	6	11	16	21	22	31

$RT \leftarrow \neg(RA) + CA - 1$

The sum  $\neg(RA) + CA + {}^{64}1$  is placed into register RT.

**Special Registers Altered:**

CA  
 CR0 (if Rc=1)  
 SO OV (if OE=1)



**Add to Zero Extended XO-form**

addze RT,RA (OE=0 Rc=0)  
 addze. RT,RA (OE=0 Rc=1)  
 addzeo RT,RA (OE=1 Rc=0)  
 addzeo. RT,RA (OE=1 Rc=1)

[POWER mnemonics: aze, aze., azeo, azeo.]

31	RT	RA	///	OE	202	Rc
0	6	11	16	21	22	31

$RT \leftarrow (RA) + CA$

The sum  $(RA) + CA$  is placed into register RT.

**Special Registers Altered:**

CA  
 CR0 (if Rc=1)  
 SO OV (if OE=1)

**Subtract From Zero Extended XO-form**

subfze RT,RA (OE=0 Rc=0)  
 subfze. RT,RA (OE=0 Rc=1)  
 subfzeo RT,RA (OE=1 Rc=0)  
 subfzeo. RT,RA (OE=1 Rc=1)

[POWER mnemonics: sfze, sfze., sfzeo, sfzeo.]

31	RT	RA	///	OE	200	Rc
0	6	11	16	21	22	31

$RT \leftarrow \neg(RA) + CA$

The sum  $\neg(RA) + CA$  is placed into register RT.

**Special Registers Altered:**

CA  
 CR0 (if Rc=1)  
 SO OV (if OE=1)

**Programming Note**

The setting of CA by the *Add* and *Subtract From* instructions, including the Extended versions thereof, is mode-dependent. If a sequence of these instructions is used to perform extended-precision addition or subtraction, the same mode should be used throughout the sequence.

**Negate XO-form**

neg RT,RA (OE=0 Rc=0)  
 neg. RT,RA (OE=0 Rc=1)  
 nego RT,RA (OE=1 Rc=0)  
 nego. RT,RA (OE=1 Rc=1)

31	RT	RA	///	OE	104	Rc
0	6	11	16	21	22	31

$RT \leftarrow \neg(RA) + 1$

The sum  $\neg(RA) + 1$  is placed into register RT.

If the processor is in 64-bit mode and register RA contains the most negative 64-bit number (0x8000\_0000\_0000\_0000), the result is the most negative number and, if OE=1, OV is set to 1. Similarly, if the processor is in 32-bit mode and  $(RA)_{32:63}$  contain the most negative 32-bit number (0x8000\_0000), the low-order 32 bits of the result contain the most negative 32-bit number and, if OE=1, OV is set to 1.

**Special Registers Altered:**

CR0 (if Rc=1)  
 SO OV (if OE=1)

**Multiply Low Immediate D-form**

mulli RT,RA,SI

[POWER mnemonic: muli]

7	RT	RA	SI
0	6	11	16
			31

$$\text{prod}_{0:127} \leftarrow (\text{RA}) * \text{EXTS}(\text{SI})$$

$$\text{RT} \leftarrow \text{prod}_{64:127}$$

The 64-bit first operand is (RA). The 64-bit second operand is the sign-extended value of the SI field. The low-order 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as signed integers.

**Special Registers Altered:**

None

**Multiply Low Doubleword XO-form**

mulld	RT,RA,RB	(OE=0 Rc=0)
mulld.	RT,RA,RB	(OE=0 Rc=1)
mulldo	RT,RA,RB	(OE=1 Rc=0)
mulldo.	RT,RA,RB	(OE=1 Rc=1)

31	RT	RA	RB	OE	233	Rc
0	6	11	16	21	22	31

$$\text{prod}_{0:127} \leftarrow (\text{RA}) \times (\text{RB})$$

$$\text{RT} \leftarrow \text{prod}_{64:127}$$

The 64-bit operands are (RA) and (RB). The low-order 64 bits of the 128-bit product of the operands are placed into register RT.

If OE=1 then OV is set to 1 if the product cannot be represented in 64 bits.

Both operands and the product are interpreted as signed integers.

**Special Registers Altered:**

CR0	(if Rc=1)
SO OV	(if OE=1)

**Programming Note**

The XO-form *Multiply* instructions may execute faster on some implementations if RB contains the operand having the smaller absolute value.

**Multiply Low Word XO-form**

mullw	RT,RA,RB	(OE=0 Rc=0)
mullw.	RT,RA,RB	(OE=0 Rc=1)
mullwo	RT,RA,RB	(OE=1 Rc=0)
mullwo.	RT,RA,RB	(OE=1 Rc=1)

[POWER mnemonics: muls, muls., mulso, mulso.]

31	RT	RA	RB	OE	235	Rc
0	6	11	16	21	22	31

$$\text{RT} \leftarrow (\text{RA})_{32:63} \times (\text{RB})_{32:63}$$

The 32-bit operands are the low-order 32 bits of RA and of RB. The 64-bit product of the operands is placed into register RT.

If OE=1 then OV is set to 1 if the product cannot be represented in 32 bits.

Both operands and the product are interpreted as signed integers.

**Special Registers Altered:**

CR0	(if Rc=1)
SO OV	(if OE=1)

**Programming Note**

For *mulli* and *mullw*, the low-order 32 bits of the product are the correct 32-bit product for 32-bit mode.

For *mulli* and *mulld*, the low-order 64 bits of the product are independent of whether the operands are regarded as signed or unsigned 64-bit integers. For *mulli* and *mullw*, the low-order 32 bits of the product are independent of whether the operands are regarded as signed or unsigned 32-bit integers.

**Multiply High Doubleword XO-form**

mulhd RT,RA,RB (Rc=0)  
mulhd. RT,RA,RB (Rc=1)

31	RT	RA	RB	/	73	Rc
0	6	11	16	21	22	31

$\text{prod}_{0:127} \leftarrow (\text{RA}) \times (\text{RB})$   
 $\text{RT} \leftarrow \text{prod}_{0:63}$

The 64-bit operands are (RA) and (RB). The high-order 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as signed integers.

**Special Registers Altered:**

CR0 (if Rc=1)

**Multiply High Doubleword Unsigned XO-form**

mulhdu RT,RA,RB (Rc=0)  
mulhdu. RT,RA,RB (Rc=1)

31	RT	RA	RB	/	9	Rc
0	6	11	16	21	22	31

$\text{prod}_{0:127} \leftarrow (\text{RA}) \times (\text{RB})$   
 $\text{RT} \leftarrow \text{prod}_{0:63}$

The 64-bit operands are (RA) and (RB). The high-order 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero.

**Special Registers Altered:**

CR0 (if Rc=1)

**Multiply High Word XO-form**

mulhw RT,RA,RB (Rc=0)  
mulhw. RT,RA,RB (Rc=1)

31	RT	RA	RB	/	75	Rc
0	6	11	16	21	22	31

$\text{prod}_{0:63} \leftarrow (\text{RA})_{32:63} \times (\text{RB})_{32:63}$   
 $\text{RT}_{32:63} \leftarrow \text{prod}_{0:31}$   
 $\text{RT}_{0:31} \leftarrow \text{undefined}$

The 32-bit operands are the low-order 32 bits of RA and of RB. The high-order 32 bits of the 64-bit product of the operands are placed into  $\text{RT}_{32:63}$ . The contents of  $\text{RT}_{0:31}$  are undefined.

Both operands and the product are interpreted as signed integers.

**Special Registers Altered:**

CR0 (bits 0:2undefined in 64-bit mode) (if Rc=1)

**Multiply High Word Unsigned XO-form**

mulhwu RT,RA,RB (Rc=0)  
mulhwu. RT,RA,RB (Rc=1)

31	RT	RA	RB	/	11	Rc
0	6	11	16	21	22	31

$\text{prod}_{0:63} \leftarrow (\text{RA})_{32:63} \times (\text{RB})_{32:63}$   
 $\text{RT}_{32:63} \leftarrow \text{prod}_{0:31}$   
 $\text{RT}_{0:31} \leftarrow \text{undefined}$

The 32-bit operands are the low-order 32 bits of RA and of RB. The high-order 32 bits of the 64-bit product of the operands are placed into  $\text{RT}_{32:63}$ . The contents of  $\text{RT}_{0:31}$  are undefined.

Both operands and the product are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero.

**Special Registers Altered:**

CR0 (bits 0:2undefined in 64-bit mode) (if Rc=1)

**Divide Doubleword XO-form**

divd	RT,RA,RB	(OE=0 Rc=0)
divd.	RT,RA,RB	(OE=0 Rc=1)
divdo	RT,RA,RB	(OE=1 Rc=0)
divdo.	RT,RA,RB	(OE=1 Rc=1)

31	RT	RA	RB	OE	489	Rc
0	6	11	16	21	22	31

```
dividend0:63 ← (RA)
divisor0:63 ← (RB)
RT ← dividend ÷ divisor
```

The 64-bit dividend is (RA). The 64-bit divisor is (RB). The 64-bit quotient of the dividend and divisor is placed into register RT. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where  $0 \leq r < |divisor|$  if the dividend is nonnegative, and  $-|divisor| < r \leq 0$  if the dividend is negative.

If an attempt is made to perform any of the divisions

```
0x8000_0000_0000_0000 ÷ -1
<anything> ÷ 0
```

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In these cases, if OE=1 then OV is set to 1.

**Special Registers Altered:**

CR0 (if Rc=1)  
SO OV (if OE=1)

**Programming Note**

The 64-bit signed remainder of dividing (RA) by (RB) can be computed as follows, except in the case that (RA) =  $-2^{63}$  and (RB) = -1.

```
divd  RT,RA,RB    # RT = quotient
mulld RT,RT,RB     # RT = quotient*divisor
subf  RT,RT,RA     # RT = remainder
```

**Divide Word XO-form**

divw	RT,RA,RB	(OE=0 Rc=0)
divw.	RT,RA,RB	(OE=0 Rc=1)
divwo	RT,RA,RB	(OE=1 Rc=0)
divwo.	RT,RA,RB	(OE=1 Rc=1)

31	RT	RA	RB	OE	491	Rc
0	6	11	16	21	22	31

```
dividend0:63 ← EXTS((RA)32:63)
divisor0:63 ← EXTS((RB)32:63)
RT32:63 ← dividend ÷ divisor
RT0:31 ← undefined
```

The 64-bit dividend is the sign-extended value of (RA)<sub>32:63</sub>. The 64-bit divisor is the sign-extended value of (RB)<sub>32:63</sub>. The 64-bit quotient is formed. The low-order 32 bits of the 64-bit quotient are placed into RT<sub>32:63</sub>. The contents of RT<sub>0:31</sub> are undefined. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where  $0 \leq r < |divisor|$  if the dividend is nonnegative, and  $-|divisor| < r \leq 0$  if the dividend is negative.

If an attempt is made to perform any of the divisions

```
0x8000_0000 ÷ -1
<anything> ÷ 0
```

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In these cases, if OE=1 then OV is set to 1.

**Special Registers Altered:**

CR0 (bits 0:2undefined in 64-bit mode) (if Rc=1)  
SO OV (if OE=1)

**Programming Note**

The 32-bit signed remainder of dividing (RA)<sub>32:63</sub> by (RB)<sub>32:63</sub> can be computed as follows, except in the case that (RA)<sub>32:63</sub> =  $-2^{31}$  and (RB)<sub>32:63</sub> = -1.

```
divw  RT,RA,RB    # RT = quotient
mullw RT,RT,RB     # RT = quotient*divisor
subf  RT,RT,RA     # RT = remainder
```

**Divide Doubleword Unsigned XO-form**

divdu RT,RA,RB (OE=0 Rc=0)  
 divdu. RT,RA,RB (OE=0 Rc=1)  
 divduo RT,RA,RB (OE=1 Rc=0)  
 divduo. RT,RA,RB (OE=1 Rc=1)

31	RT	RA	RB	OE	457	Rc
0	6	11	16	21	22	31

dividend<sub>0:63</sub> ← (RA)  
 divisor<sub>0:63</sub> ← (RB)  
 RT ← dividend ÷ divisor

The 64-bit dividend is (RA). The 64-bit divisor is (RB). The 64-bit quotient of the dividend and divisor is placed into register RT. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where  $0 \leq r < divisor$ .

If an attempt is made to perform the division

<anything> ÷ 0

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In this case, if OE=1 then OV is set to 1.

**Special Registers Altered:**

CR0 (if Rc=1)  
 SO OV (if OE=1)

**Programming Note**

The 64-bit unsigned remainder of dividing (RA) by (RB) can be computed as follows.

```
divdu RT,RA,RB    # RT = quotient
mulld RT,RT,RB    # RT = quotient*divisor
subf  RT,RT,RA    # RT = remainder
```

**Divide Word Unsigned XO-form**

divwu RT,RA,RB (OE=0 Rc=0)  
 divwu. RT,RA,RB (OE=0 Rc=1)  
 divwuo RT,RA,RB (OE=1 Rc=0)  
 divwuo. RT,RA,RB (OE=1 Rc=1)

31	RT	RA	RB	OE	459	Rc
0	6	11	16	21	22	31

dividend<sub>0:63</sub> ← <sup>32</sup>0 || (RA)<sub>32:63</sub>  
 divisor<sub>0:63</sub> ← <sup>32</sup>0 || (RB)<sub>32:63</sub>  
 RT<sub>32:63</sub> ← dividend ÷ divisor  
 RT<sub>0:31</sub> ← undefined

The 64-bit dividend is the zero-extended value of (RA)<sub>32:63</sub>. The 64-bit divisor is the zero-extended value of (RB)<sub>32:63</sub>. The 64-bit quotient is formed. The low-order 32 bits of the 64-bit quotient are placed into RT<sub>32:63</sub>. The contents of RT<sub>0:31</sub> are undefined. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where  $0 \leq r < divisor$ .

If an attempt is made to perform the division

<anything> ÷ 0

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In this case, if OE=1 then OV is set to 1.

**Special Registers Altered:**

CR0 (bits 0:2undefined in 64-bit mode) (if Rc=1)  
 SO OV (if OE=1)

**Programming Note**

The 32-bit unsigned remainder of dividing (RA)<sub>32:63</sub> by (RB)<sub>32:63</sub> can be computed as follows.

```
divwu RT,RA,RB    # RT = quotient
mullw RT,RT,RB    # RT = quotient*divisor
subf  RT,RT,RA    # RT = remainder
```

### 3.3.9 Fixed-Point Compare Instructions

The fixed-point Compare instructions compare the contents of register RA with (1) the sign-extended value of the SI field, (2) the zero-extended value of the UI field, or (3) the contents of register RB. The comparison is signed for **cmpi** and **cmp**, and unsigned for **cmpli** and **cmpli**.

The L field controls whether the operands are treated as 64-bit or 32-bit quantities, as follows:

**L Operand length**

- 0 32-bit operands
- 1 64-bit operands

When the operands are treated as 32-bit signed quantities, bit 32 of the register (RA or RB) is the sign bit.

The Compare instructions set one bit in the leftmost three bits of the designated CR field to 1, and the other two to 0.  $XER_{SO}$  is copied to bit 3 of the designated CR field.

The CR field is set as follows.

Bit	Name	Description
0	LT	(RA) < SI or (RB) (signed comparison) (RA) < <sup>u</sup> UI or (RB) (unsigned comparison)
1	GT	(RA) > SI or (RB) (signed comparison) (RA) > <sup>u</sup> UI or (RB) (unsigned comparison)
2	EQ	(RA) = SI, UI, or (RB)
3	SO	Summary Overflow from the XER

#### Extended mnemonics for compares

A set of extended mnemonics is provided so that compares can be coded with the operand length as part of the mnemonic rather than as a numeric operand. Some of these are shown as examples with the Compare instructions. See Appendix B, "Assembler Extended Mnemonics" on page 151 for additional extended mnemonics.

#### Compare Immediate D-form

cmpi BF,L,RA,SI

11	BF	/	L	RA	SI
0	6	9	10	11	16 31

```

if L = 0 then a ← EXTS((RA)32:63)
    else a ← (RA)
if a < EXTS(SI) then c ← 0b100
else if a > EXTS(SI) then c ← 0b010
else c ← 0b001
CR4×BF:4×BF+3 ← c || XERSO

```

The contents of register RA ((RA)<sub>32:63</sub> sign-extended to 64 bits if L=0) are compared with the sign-extended value of the SI field, treating the operands as signed integers. The result of the comparison is placed into CR field BF.

#### Special Registers Altered:

CR field BF

#### Extended Mnemonics:

Examples of extended mnemonics for Compare Immediate:

Extended:	Equivalent to:
cmpdi Rx,value	cmpi 0,1,Rx,value
cmpwi cr3,Rx,value	cmpi 3,0,Rx,value

#### Compare X-form

cmp BF,L,RA,RB

31	BF	/	L	RA	RB	0	/
0	6	9	10	11	16	21	31

```

if L = 0 then a ← EXTS((RA)32:63)
    b ← EXTS((RB)32:63)
    else a ← (RA)
    b ← (RB)
if a < b then c ← 0b100
else if a > b then c ← 0b010
else c ← 0b001
CR4×BF:4×BF+3 ← c || XERSO

```

The contents of register RA ((RA)<sub>32:63</sub> if L=0) are compared with the contents of register RB ((RB)<sub>32:63</sub> if L=0), treating the operands as signed integers. The result of the comparison is placed into CR field BF.

#### Special Registers Altered:

CR field BF

#### Extended Mnemonics:

Examples of extended mnemonics for Compare:

Extended:	Equivalent to:
cmpd Rx,Ry	cmp 0,1,Rx,Ry
cmpw cr3,Rx,Ry	cmp 3,0,Rx,Ry

**Compare Logical Immediate D-form**

cmpli      BF,L,RA,UI

10	BF	/	L	RA	UI
0	6	9	10	11	16
					31

```
if L = 0 then a ← 320 || (RA)32:63
      else a ← (RA)
if a <u (480 || UI) then c ← 0b100
else if a >u (480 || UI) then c ← 0b010
else c ← 0b001
CR4×BF:4×BF+3 ← c || XERSO
```

The contents of register RA ((RA)<sub>32:63</sub> zero-extended to 64 bits if L=0) are compared with <sup>48</sup>0 || UI, treating the operands as unsigned integers. The result of the comparison is placed into CR field BF.

**Special Registers Altered:**  
CR field BF

**Extended Mnemonics:**

Examples of extended mnemonics for *Compare Logical Immediate*:

<i>Extended:</i>	<i>Equivalent to:</i>
cmpldi Rx,value	cmpli 0,1,Rx,value
cmplwi cr3,Rx,value	cmpli 3,0,Rx,value

**Compare Logical X-form**

cmpl      BF,L,RA,RB

31	BF	/	L	RA	RB	32	/
0	6	9	10	11	16	21	31

```
if L = 0 then a ← 320 || (RA)32:63
      b ← 320 || (RB)32:63
      else a ← (RA)
      b ← (RB)
if a <u b then c ← 0b100
else if a >u b then c ← 0b010
else c ← 0b001
CR4×BF:4×BF+3 ← c || XERSO
```

The contents of register RA ((RA)<sub>32:63</sub> if L=0) are compared with the contents of register RB ((RB)<sub>32:63</sub> if L=0), treating the operands as unsigned integers. The result of the comparison is placed into CR field BF.

**Special Registers Altered:**  
CR field BF

**Extended Mnemonics:**

Examples of extended mnemonics for *Compare Logical*:

<i>Extended:</i>	<i>Equivalent to:</i>
cmpld Rx,Ry	cmpl 0,1,Rx,Ry
cmplw cr3,Rx,Ry	cmpl 3,0,Rx,Ry

### 3.3.10 Fixed-Point Trap Instructions

The *Trap* instructions are provided to test for a specified set of conditions. If any of the conditions tested by a *Trap* instruction are met, the system trap handler is invoked. If none of the tested conditions are met, instruction execution continues normally.

The contents of register RA are compared with either the sign-extended value of the SI field or the contents of register RB, depending on the *Trap* instruction. For ***tdi*** and ***td***, the entire contents of RA (and RB) participate in the comparison; for ***twi*** and ***tw***, only the contents of the low-order 32 bits of RA (and RB) participate in the comparison.

This comparison results in five conditions which are ANDed with TO. If the result is not 0 the system trap handler is invoked. These conditions are as follows.

TO Bit	ANDed with Condition
--------	----------------------

0	Less Than, using signed comparison
1	Greater Than, using signed comparison
2	Equal
3	Less Than, using unsigned comparison
4	Greater Than, using unsigned comparison


#### Extended mnemonics for traps

A set of extended mnemonics is provided so that traps can be coded with the condition as part of the mnemonic rather than as a numeric operand. Some of these are shown as examples with the Trap instructions. See Appendix B, “Assembler Extended Mnemonics” on page 151 for additional extended mnemonics.



**Trap Doubleword Immediate D-form**

tdi TO,RA,SI



$a \leftarrow (RA)$   
if (a < EXTS(SI)) & TO<sub>0</sub> then TRAP  
if (a > EXTS(SI)) & TO<sub>1</sub> then TRAP  
if (a = EXTS(SI)) & TO<sub>2</sub> then TRAP  
if (a <<sup>u</sup> EXTS(SI)) & TO<sub>3</sub> then TRAP  
if (a ><sup>u</sup> EXTS(SI)) & TO<sub>4</sub> then TRAP

The contents of register RA are compared with the sign-extended value of the SI field. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

**Special Registers Altered:**

None

**Extended Mnemonics:**


Examples of extended mnemonics for *Trap Doubleword Immediate*:

Extended:		Equivalent to:	
tdlti	Rx,value	tdi	16,Rx,value
tdnei	Rx,value	tdi	24,Rx,value

**Trap Word Immediate D-form**

twi TO,RA,SI

[POWER mnemonic: ti]



$a \leftarrow \text{EXTS}((RA)_{32:63})$   
if (a < EXTS(SI)) & TO<sub>0</sub> then TRAP  
if (a > EXTS(SI)) & TO<sub>1</sub> then TRAP  
if (a = EXTS(SI)) & TO<sub>2</sub> then TRAP  
if (a <<sup>u</sup> EXTS(SI)) & TO<sub>3</sub> then TRAP  
if (a ><sup>u</sup> EXTS(SI)) & TO<sub>4</sub> then TRAP

The contents of RA<sub>32:63</sub> are compared with the sign-extended value of the SI field. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

**Special Registers Altered:**

None

**Extended Mnemonics:**

Examples of extended mnemonics for *Trap Word Immediate*:

Extended:		Equivalent to:	
twgti	Rx,value	twi	8,Rx,value
twllel	Rx,value	twi	6,Rx,value

**Trap Doubleword X-form**

td TO,RA,RB

31	TO	RA	RB	68	/
0	6	11	16	21	31

$a \leftarrow (RA)$   
 $b \leftarrow (RB)$   
 if  $(a < b) \ \& \ TO_0$  then TRAP  
 if  $(a > b) \ \& \ TO_1$  then TRAP  
 if  $(a = b) \ \& \ TO_2$  then TRAP  
 if  $(a <^u b) \ \& \ TO_3$  then TRAP  
 if  $(a >^u b) \ \& \ TO_4$  then TRAP

The contents of register RA are compared with the contents of register RB. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

**Special Registers Altered:**

None

**Extended Mnemonics:**

Examples of extended mnemonics for *Trap Doubleword*:

<i>Extended:</i>		<i>Equivalent to:</i>	
tdge	Rx,Ry	td	12,Rx,Ry
tdlnl	Rx,Ry	td	5,Rx,Ry

**Trap Word X-form**

tw TO,RA,RB

[POWER mnemonic: t]

31	TO	RA	RB	4	/
0	6	11	16	21	31

$a \leftarrow \text{EXTS}((RA)_{32:63})$   
 $b \leftarrow \text{EXTS}((RB)_{32:63})$   
 if  $(a < b) \ \& \ TO_0$  then TRAP  
 if  $(a > b) \ \& \ TO_1$  then TRAP  
 if  $(a = b) \ \& \ TO_2$  then TRAP  
 if  $(a <^u b) \ \& \ TO_3$  then TRAP  
 if  $(a >^u b) \ \& \ TO_4$  then TRAP

The contents of  $RA_{32:63}$  are compared with the contents of  $RB_{32:63}$ . If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

**Special Registers Altered:**

None

**Extended Mnemonics:**

Examples of extended mnemonics for *Trap Word*:

<i>Extended:</i>		<i>Equivalent to:</i>	
tweq	Rx,Ry	tw	4,Rx,Ry
twlge	Rx,Ry	tw	5,Rx,Ry
trap		tw	31,0,0

### 3.3.11 Fixed-Point Logical Instructions

The *Logical* instructions perform bit-parallel operations on 64-bit operands.

The X-form Logical instructions with Rc=1, and the D-form *Logical* instructions **andi.** and **andis.**, set the first three bits of CR Field 0 as described in Section 3.3.7, “Other Fixed-Point Instructions” on page 50. The Logical instructions do not change the SO, OV, and CA bits in the XER.

Some forms of the *OR* instruction in which RS = RA = RB provide a hint to the processor regarding the priority level of the program. The supported encodings are shown in Figure 26. A complete list of the encodings can be found in Book III, *PowerPC Operating Environment Architecture*.

Rx	Priority
1	low
6	medium low
2	medium (normal)

Figure 26. Priority hint levels for or Rx,Rx,Rx

#### Programming Note

By providing priority hint, a programmer may be able to improve system throughput by using the system resources more efficiently.

E.g., if a program is waiting on a lock (see Book II, *Power PC Virtual Environment*), it could provide a low priority hint with the result being more processor resources diverted to the program that holds the lock enabling it to complete the operation under the lock more quickly, relinquishing the lock to the waiting program.

#### Extended mnemonics for logical operations

An extended mnemonic is provided that generates the preferred form of “no-op” (an instruction that does nothing). This is shown as an example with the *OR Immediate* instruction.

Extended mnemonics are provided that use the *OR* and *NOR* instructions to copy the contents of one register to another, with and without complementing. These are shown as examples with the two instructions.

See Appendix B, “Assembler Extended Mnemonics” on page 151 for additional extended mnemonics.

#### AND Immediate D-form

andi. RA,RS,UI

[POWER mnemonic: andil.]

28	RS	RA	UI
0	6	11	16 31

$$RA \leftarrow (RS) \& (^{48}0 \parallel UI)$$

The contents of register RS are ANDed with  $^{48}0 \parallel UI$  and the result is placed into register RA.

**Special Registers Altered:**

CR0

#### AND Immediate Shifted D-form

andis. RA,RS,UI

[POWER mnemonic: andiu.]

29	RS	RA	UI
0	6	11	16 31

$$RA \leftarrow (RS) \& (^{32}0 \parallel UI \parallel ^{16}0)$$

The contents of register RS are ANDed with  $^{32}0 \parallel UI \parallel ^{16}0$  and the result is placed into register RA.

**Special Registers Altered:**

CR0

**OR Immediate D-form**

ori RA,RS,UI

[POWER mnemonic: oril]

24	RS	RA	UI
0	6	11	16 31

$$RA \leftarrow (RS) \mid (^{48}0 \mid \mid UI)$$

The contents of register RS are ORed with  $^{48}0 \mid \mid UI$  and the result is placed into register RA.

The preferred “no-op” (an instruction that does nothing) is:

ori 0,0,0

**Special Registers Altered:**

None

**Extended Mnemonics:**Example of extended mnemonics for *OR Immediate*:

<i>Extended:</i>	<i>Equivalent to:</i>
nop	ori 0,0,0

**Programming Note**

Because some forms of instructions do not alter program state (e.g., *OR R1,R1,R1*, *AND R1,R1,R1*) but may affect performance, these other forms should not be used as a no-op.

**OR Immediate Shifted D-form**

oris RA,RS,UI

[POWER mnemonic: oriu]

25	RS	RA	UI
0	6	11	16 31

$$RA \leftarrow (RS) \mid (^{32}0 \mid \mid UI \mid \mid ^{16}0)$$

The contents of register RS are ORed with  $^{32}0 \mid \mid UI \mid \mid ^{16}0$  and the result is placed into register RA.

**Special Registers Altered:**

None

**XOR Immediate D-form**

xori RA,RS,UI

[POWER mnemonic: xoril]

26	RS	RA	UI
0	6	11	16 31

$$RA \leftarrow (RS) \text{ XOR } (^{48}0 \mid \mid UI)$$

The contents of register RS are XORed with  $^{48}0 \mid \mid UI$  and the result is placed into register RA.

**Special Registers Altered:**

None

**XOR Immediate Shifted D-form**

xoris RA,RS,UI

[POWER mnemonic: xoriu]

27	RS	RA	UI
0	6	11	16 31

$$RA \leftarrow (RS) \text{ XOR } (^{32}0 \mid \mid UI \mid \mid ^{16}0)$$

The contents of register RS are XORed with  $^{32}0 \mid \mid UI \mid \mid ^{16}0$  and the result is placed into register RA.

**Special Registers Altered:**

None

**OR X-form**

or	RA,RS,RB	(Rc=0)
or.	RA,RS,RB	(Rc=1)

31	RS	RA	RB	444	Rc
0	6	11	16	21	31

$$RA \leftarrow (RS) \mid (RB)$$

The contents of register RS are ORed with the contents of register RB and the result is placed into register RA.

Setting  $RS = RA = RB$  can be used to provide a priority hint as described in Figure 26 on page 65.

### Extended Mnemonics:

<i>Extended:</i>	<i>Equivalent to:</i>
mr      Rx,Ry	or      Rx,Ry,Ry

## NAND X-form

nand	RA,RS,RB	(Rc=0)
nand.	RA,RS,RB	(Rc=1)

31	RS	RA	RB	476	Rc
0	6	11	16	21	31

$$RA \leftarrow \neg ((RS) \ \& \ (RB))$$

The contents of register RS are ANDed with the contents of register RB and the complemented result is placed into register RA.

**Special Registers Altered:**  
CR0 (if Rc=1)

**nand** or **nor** with RS=RB can be used to obtain the one's complement.

**NOR X-form**

nor RA,RS,RB (Rc=0)  
 nor. RA,RS,RB (Rc=1)

31	RS	RA	RB	124	Rc
0	6	11	16	21	31

$$RA \leftarrow \neg((RS) \mid (RB))$$

The contents of register RS are ORed with the contents of register RB and the complemented result is placed into register RA.

**Special Registers Altered:**  
 CR0 (if Rc=1)

**Extended Mnemonics:**

Example of extended mnemonics for *NOR*:

*Extended:* not Rx,Ry      *Equivalent to:* nor Rx,Ry,Ry

**Equivalent X-form**

eqv RA,RS,RB (Rc=0)  
 eqv. RA,RS,RB (Rc=1)

31	RS	RA	RB	284	Rc
0	6	11	16	21	31

$$RA \leftarrow (RS) \equiv (RB)$$

The contents of register RS are XORed with the contents of register RB and the complemented result is placed into register RA.

**Special Registers Altered:**  
 CR0 (if Rc=1)

**AND with Complement X-form**

andc RA,RS,RB (Rc=0)  
 andc. RA,RS,RB (Rc=1)

31	RS	RA	RB	60	Rc
0	6	11	16	21	31

$$RA \leftarrow (RS) \& \neg(RB)$$

The contents of register RS are ANDed with the complement of the contents of register RB and the result is placed into register RA.

**Special Registers Altered:**  
 CR0 (if Rc=1)

**OR with Complement X-form**

orc RA,RS,RB (Rc=0)  
 orc. RA,RS,RB (Rc=1)

31	RS	RA	RB	412	Rc
0	6	11	16	21	31

$$RA \leftarrow (RS) \mid \neg(RB)$$

The contents of register RS are ORed with the complement of the contents of register RB and the result is placed into register RA.

**Special Registers Altered:**  
 CR0 (if Rc=1)



**Count Leading Zeros Doubleword X-form**

cntlzd      RA,RS      (Rc=0)  
 cntlzd.    RA,RS      (Rc=1)

31	RS	RA	///	58	Rc
0	6	11	16	21	31

```

n ← 0
do while n < 64
  if (RS)n = 1 then leave
  n ← n + 1
RA ← n

```

A count of the number of consecutive zero bits starting at bit 0 of register RS is placed into RA. This number ranges from 0 to 64, inclusive.

If Rc=1, CR Field 0 is set to reflect the result.

**Special Registers Altered:**  
 CR0 (if Rc=1)

**Count Leading Zeros Word X-form**

cntlzw      RA,RS      (Rc=0)  
 cntlzw.    RA,RS      (Rc=1)

[POWER mnemonics: cntlz, cntlz.]

31	RS	RA	///	26	Rc
0	6	11	16	21	31

```

n ← 32
do while n < 64
  if (RS)n = 1 then leave
  n ← n + 1
RA ← n - 32

```

A count of the number of consecutive zero bits starting at bit 32 of register RS is placed into RA. This number ranges from 0 to 32, inclusive.

If Rc=1, CR Field 0 is set to reflect the result.

**Special Registers Altered:**  
 CR0 (if Rc=1)

**Programming Note**

For both *Count Leading Zeros* instructions, if Rc=1 then LT is set to 0 in CR Field 0.

**Population Count Bytes X-form**

popcntb    RA, RS

31	RS	RA	///	122	/
0	6	11	16	21	31

```

do i = 0 to 7
  n ← 0
  do j = 0 to 7
    if (RS)(i×8)+j = 1 then
      n ← n+1
  RA(i×8):(i×8)+7 ← n

```

A count of the number of one bits in each byte of register RS is placed into the corresponding byte of register RA. This number ranges from 0 to 8, inclusive.

**Special Registers Altered:**  
 None

**Programming Note**

A count of the number of one bits in the full doubleword (RA) can be computed as follows.

```

popcntb    RT,RA
mulld      RT,RT,RB
            # (RB) = 0x0101_0101_0101_0101
srdi       RT,RT,56      # RT = population count

```



### 3.3.12 Fixed-Point Rotate and Shift Instructions

The Fixed-Point Processor performs rotation operations on data from a GPR and returns the result, or a portion of the result, to a GPR.

The rotation operations rotate a 64-bit quantity left by a specified number of bit positions. Bits that exit from position 0 enter at position 63.

Two types of rotation operation are supported.

For the first type, denoted `rotate64` or `ROTL64`, the value rotated is the given 64-bit value. The `rotate64` operation is used to rotate a given 64-bit quantity.

For the second type, denoted `rotate32` or `ROTL32`, the value rotated consists of two copies of bits 32:63 of the given 64-bit value, one copy in bits 0:31 and the other in bits 32:63. The `rotate32` operation is used to rotate a given 32-bit quantity.

The *Rotate* and *Shift* instructions employ a mask generator. The mask is 64 bits long, and consists of 1-bits from a start bit, *mstart*, through and including a stop bit, *mstop*, and 0-bits elsewhere. The values of *mstart* and *mstop* range from 0 to 63. If *mstart* > *mstop*, the 1-bits wrap around from position 63 to position 0. Thus the mask is formed as follows:

```
if mstart ≤ mstop then
    maskmstart:mstop = ones
    maskall other bits = zeros
else
    maskmstart:63 = ones
    mask0:mstop = ones
    maskall other bits = zeros
```

There is no way to specify an all-zero mask.

For instructions that use the `rotate32` operation, the mask start and stop positions are always in the low-order 32 bits of the mask.

The use of the mask is described in following sections.

The *Rotate* and *Shift* instructions with *Rc*=1 set the first three bits of CR field 0 as described in Section 3.3.7, “Other Fixed-Point Instructions” on page 50. *Rotate* and *Shift* instructions do not change the OV and SO bits. *Rotate* and *Shift* instructions, except algebraic right shifts, do not change the CA bit.

#### Extended mnemonics for rotates and shifts

The *Rotate* and *Shift* instructions, while powerful, can be complicated to code (they have up to five operands). A set of extended mnemonics is provided that allow simpler coding of often-used functions such as clearing the leftmost or rightmost bits of a register, left justifying or right justifying an arbitrary field, and performing simple rotates and shifts. Some of these are shown as examples with the *Rotate* instructions. See Appendix B, “Assembler Extended Mnemonics” on page 151 for additional extended mnemonics.

#### 3.3.12.1 Fixed-Point Rotate Instructions

These instructions rotate the contents of a register. The result of the rotation is

- inserted into the target register under control of a mask (if a mask bit is 1 the associated bit of the rotated data is placed into the target register, and if the mask bit is 0 the associated bit in the target register remains unchanged); or
- ANDed with a mask before being placed into the target register.

The *Rotate Left* instructions allow right-rotation of the contents of a register to be performed (in concept) by a left-rotation of 64-*n*, where *n* is the number of bits by which to rotate right. They allow right-rotation of the contents of the low-order 32 bits of a register to be performed (in concept) by a left-rotation of 32-*n*, where *n* is the number of bits by which to rotate right.

**Rotate Left Doubleword Immediate then Clear Left MD-form**

rldicl RA,RS,SH,MB (Rc=0)  
 rldicl. RA,RS,SH,MB (Rc=1)

30	RS	RA	sh	mb	0	sh	Rc
0	6	11	16	21	27	30	31

$n \leftarrow sh_5 \parallel sh_{0:4}$   
 $r \leftarrow ROTL_{64}((RS), n)$   
 $b \leftarrow mb_5 \parallel mb_{0:4}$   
 $m \leftarrow MASK(b, 63)$   
 $RA \leftarrow r \& m$

The contents of register RS are rotated<sub>64</sub> left SH bits. A mask is generated having 1-bits from bit MB through bit 63 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

**Special Registers Altered:**

CR0 (if Rc=1)

**Extended Mnemonics:**

Examples of extended mnemonics for *Rotate Left Doubleword Immediate then Clear Left*:

<i>Extended:</i>	<i>Equivalent to:</i>
extrdi Rx,Ry,n,b	rldicl Rx,Ry,b+n,64-n
srldi Rx,Ry,n	rldicl Rx,Ry,64-n,n
clrldi Rx,Ry,n	rldicl Rx,Ry,0,n

**Programming Note**

**rldicl** can be used to extract an n-bit field that starts at bit position b in register RS, right-justified into register RA (clearing the remaining 64-n bits of RA), by setting SH=b+n and MB=64-n. It can be used to rotate the contents of a register left (right) by n bits, by setting SH=n (64-n) and MB=0. It can be used to shift the contents of a register right by n bits, by setting SH=64-n and MB=n. It can be used to clear the high-order n bits of a register, by setting SH=0 and MB=n.

Extended mnemonics are provided for all of these uses; see Appendix B, "Assembler Extended Mnemonics" on page 151.

**Rotate Left Doubleword Immediate then Clear Right MD-form**

rldicr RA,RS,SH,ME (Rc=0)  
 rldicr. RA,RS,SH,ME (Rc=1)

30	RS	RA	sh	me	1	sh	Rc
0	6	11	16	21	27	30	31

$n \leftarrow sh_5 \parallel sh_{0:4}$   
 $r \leftarrow ROTL_{64}((RS), n)$   
 $e \leftarrow me_5 \parallel me_{0:4}$   
 $m \leftarrow MASK(0, e)$   
 $RA \leftarrow r \& m$

The contents of register RS are rotated<sub>64</sub> left SH bits. A mask is generated having 1-bits from bit 0 through bit ME and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

**Special Registers Altered:**

CR0 (if Rc=1)

**Extended Mnemonics:**

Examples of extended mnemonics for *Rotate Left Doubleword Immediate then Clear Right*:

<i>Extended:</i>	<i>Equivalent to:</i>
extldi Rx,Ry,n,b	rldicr Rx,Ry,b,n-1
sldi Rx,Ry,n	rldicr Rx,Ry,n,63-n
clrrdi Rx,Ry,n	rldicr Rx,Ry,0,63-n

**Programming Note**

**rldicr** can be used to extract an n-bit field that starts at bit position b in register RS, left-justified into register RA (clearing the remaining 64-n bits of RA), by setting SH=b and ME=n-1. It can be used to rotate the contents of a register left (right) by n bits, by setting SH=n (64-n) and ME=63. It can be used to shift the contents of a register left by n bits, by setting SH=n and ME=63-n. It can be used to clear the low-order n bits of a register, by setting SH=0 and ME=63-n.

Extended mnemonics are provided for all of these uses (some devolve to **rldicl**); see Appendix B, "Assembler Extended Mnemonics" on page 151.

**Rotate Left Doubleword Immediate then Clear MD-form**

rldic RA,RS,SH,MB (Rc=0)  
 rldic. RA,RS,SH,MB (Rc=1)

30	RS	RA	sh	mb	2	sh	Rc
0	6	11	16	21	27	30	31

$n \leftarrow sh_5 \parallel sh_{0:4}$   
 $r \leftarrow ROTL_{64}((RS), n)$   
 $b \leftarrow mb_5 \parallel mb_{0:4}$   
 $m \leftarrow MASK(b, \neg n)$   
 $RA \leftarrow r \& m$

The contents of register RS are rotated<sub>64</sub> left SH bits. A mask is generated having 1-bits from bit MB through bit 63-SH and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

**Special Registers Altered:**

CR0 (if Rc=1)

**Extended Mnemonics:**

Example of extended mnemonics for *Rotate Left Doubleword Immediate then Clear*:

*Extended:*                      *Equivalent to:*  
 clrlsldi Rx,Ry,b,n      rldic Rx,Ry,n,b-n

**Programming Note**

**rldic** can be used to clear the high-order b bits of the contents of a register and then shift the result left by n bits, by setting SH=n and MB=b-n. It can be used to clear the high-order n bits of a register, by setting SH=0 and MB=n.

Extended mnemonics are provided for both of these uses (the second devolves to **rldic**); see Appendix B, "Assembler Extended Mnemonics" on page 151.

**Rotate Left Word Immediate then AND with Mask M-form**

rlwinm RA,RS,SH,MB,ME (Rc=0)  
 rlwinm. RA,RS,SH,MB,ME (Rc=1)

[POWER mnemonics: rlinm, rlinm.]

21	RS	RA	SH	MB	ME	Rc
0	6	11	16	21	26	31

$n \leftarrow SH$   
 $r \leftarrow ROTL_{32}((RS)_{32:63}, n)$   
 $m \leftarrow MASK(MB+32, ME+32)$   
 $RA \leftarrow r \& m$

The contents of register RS are rotated<sub>32</sub> left SH bits. A mask is generated having 1-bits from bit MB+32 through bit ME+32 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

**Special Registers Altered:**

CR0 (if Rc=1)

**Extended Mnemonics:**

Examples of extended mnemonics for *Rotate Left Word Immediate then AND with Mask*:

*Extended:*                      *Equivalent to:*  
 extlwi Rx,Ry,n,b      rlwinm Rx,Ry,b,0,n-1  
 srwi Rx,Ry,n      rlwinm Rx,Ry,32-n,n,31  
 clrrwi Rx,Ry,n      rlwinm Rx,Ry,0,0,31-n



**Rotate Left Doubleword then Clear Right MDS-form**

`rldcr`      RA,RS,RB,ME      (Rc=0)  
`rldcr.`      RA,RS,RB,ME      (Rc=1)

30	RS	RA	RB	me	9	Rc
0	6	11	16	21	27	31

$n \leftarrow (RB)_{58:63}$   
 $r \leftarrow ROTL_{64}((RS), n)$   
 $e \leftarrow me_5 \parallel me_{0:4}$   
 $m \leftarrow MASK(0, e)$   
 $RA \leftarrow r \& m$

The contents of register RS are rotated<sub>64</sub> left the number of bits specified by (RB)<sub>58:63</sub>. A mask is generated having 1-bits from bit 0 through bit ME and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

**Special Registers Altered:**

CR0 (if Rc=1)

**Programming Note**

***rldcr*** can be used to extract an n-bit field that starts at variable bit position b in register RS, left-justified into register RA (clearing the remaining 64-n bits of RA), by setting RB<sub>58:63</sub>=b and ME=n-1. It can be used to rotate the contents of a register left (right) by variable n bits, by setting RB<sub>58:63</sub>=n (64-n) and ME=63.

Extended mnemonics are provided for some of these uses (some devolve to ***rldcr***); see Appendix B, "Assembler Extended Mnemonics" on page 151.

**Rotate Left Word then AND with Mask M-form**

`rlwnm`      RA,RS,RB,MB,ME      (Rc=0)  
`rlwnm.`      RA,RS,RB,MB,ME      (Rc=1)

[POWER mnemonics: `rlnm`, `rlnm.`]

23	RS	RA	RB	MB	ME	Rc
0	6	11	16	21	26	31

$n \leftarrow (RB)_{59:63}$   
 $r \leftarrow ROTL_{32}((RS)_{32:63}, n)$   
 $m \leftarrow MASK(MB+32, ME+32)$   
 $RA \leftarrow r \& m$

The contents of register RS are rotated<sub>32</sub> left the number of bits specified by (RB)<sub>59:63</sub>. A mask is generated having 1-bits from bit MB+32 through bit ME+32 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

**Special Registers Altered:**

CR0 (if Rc=1)

**Extended Mnemonics:**

Example of extended mnemonics for *Rotate Left Word then AND with Mask*:

<i>Extended:</i>	<i>Equivalent to:</i>
<code>rotlw Rx,Ry,Rz</code>	<code>rlwnm Rx,Ry,Rz,0,31</code>

**Programming Note**

Let RSL represent the low-order 32 bits of register RS, with the bits numbered from 0 through 31.

***rlwnm*** can be used to extract an n-bit field that starts at variable bit position b in RSL, right-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting RB<sub>59:63</sub>=b+n, MB=32-n, and ME=31. It can be used to extract an n-bit field that starts at variable bit position b in RSL, left-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting RB<sub>59:63</sub>=b, MB=0, and ME=n-1. It can be used to rotate the contents of the low-order 32 bits of a register left (right) by variable n bits, by setting RB<sub>59:63</sub>=n (32-n), MB=0, and ME=31.

For all the uses given above, the high-order 32 bits of register RA are cleared.

Extended mnemonics are provided for some of these uses; see Appendix B, "Assembler Extended Mnemonics" on page 151.

**Rotate Left Doubleword Immediate then Mask Insert MD-form**

rldimi RA,RS,SH,MB (Rc=0)  
 rldimi. RA,RS,SH,MB(Rc=1)

30	RS	RA	sh	mb	3	sh	Rc
0	6	11	16	21	27	30	31

$n \leftarrow sh_5 \parallel sh_{0:4}$   
 $r \leftarrow ROTL_{64}((RS), n)$   
 $b \leftarrow mb_5 \parallel mb_{0:4}$   
 $m \leftarrow MASK(b, \neg n)$   
 $RA \leftarrow r \& m \parallel (RA) \& \neg m$

The contents of register RS are rotated<sub>64</sub> left SH bits. A mask is generated having 1-bits from bit MB through bit 63-SH and 0-bits elsewhere. The rotated data are inserted into register RA under control of the generated mask.

**Special Registers Altered:**

CR0 (if Rc=1)

**Extended Mnemonics:**

Example of extended mnemonics for *Rotate Left Doubleword Immediate then Mask Insert*:

Extended:                      Equivalent to:  
 insrdi Rx,Ry,n,b              rldimi Rx,Ry,64-(b+n),b

**Programming Note**

**rldimi** can be used to insert an n-bit field that is right-justified in register RS, into register RA starting at bit position b, by setting SH=64-(b+n) and MB=b.

An extended mnemonic is provided for this use; see Appendix B, "Assembler Extended Mnemonics" on page 151.

**Rotate Left Word Immediate then Mask Insert M-form**

rlwimi RA,RS,SH,MB,ME (Rc=0)  
 rlwimi. RA,RS,SH,MB,ME (Rc=1)

[POWER mnemonics: rlimi, rlimi.]

20	RS	RA	SH	MB	ME	Rc
0	6	11	16	21	26	31

$n \leftarrow SH$   
 $r \leftarrow ROTL_{32}((RS)_{32:63}, n)$   
 $m \leftarrow MASK(MB+32, ME+32)$   
 $RA \leftarrow r \& m \parallel (RA) \& \neg m$

The contents of register RS are rotated<sub>32</sub> left SH bits. A mask is generated having 1-bits from bit MB+32 through bit ME+32 and 0-bits elsewhere. The rotated data are inserted into register RA under control of the generated mask.

**Special Registers Altered:**

CR0 (if Rc=1)

**Extended Mnemonics:**

Example of extended mnemonics for *Rotate Left Word Immediate then Mask Insert*:

Extended:                      Equivalent to:  
 inslwi Rx,Ry,n,b              rlwimi Rx,Ry,32-b,b,b+n-1

**Programming Note**

Let RAL represent the low-order 32 bits of register RA, with the bits numbered from 0 through 31.

**rlwimi** can be used to insert an n-bit field that is left-justified in the low-order 32 bits of register RS, into RAL starting at bit position b, by setting SH=32-b, MB=b, and ME=(b+n)-1. It can be used to insert an n-bit field that is right-justified in the low-order 32 bits of register RS, into RAL starting at bit position b, by setting SH=32-(b+n), MB=b, and ME=(b+n)-1.

Extended mnemonics are provided for both of these uses; see Appendix B, "Assembler Extended Mnemonics" on page 151.

3.3.12.2 Fixed-Point Shift Instructions

The instructions in this section perform left and right shifts.

Extended mnemonics for shifts

Immediate-form logical (unsigned) shift operations are obtained by specifying appropriate masks and shift values for certain *Rotate* instructions. A set of extended mnemonics is provided to make coding of such shifts simpler and easier to understand. Some of these are shown as examples with the *Rotate* instructions. See Appendix B, “Assembler Extended Mnemonics” on page 151 for additional extended mnemonics.

Programming Note

Any Shift Right Algebraic instruction, followed by **addze**, can be used to divide quickly by  $2^n$ . The setting of the CA bit by the Shift Right Algebraic instructions is independent of mode.

Programming Note

Multiple-precision shifts can be programmed as shown in Section C.1, “Multiple-Precision Shifts” on page 167.

Shift Left Doubleword X-form

sld RA,RS,RB (Rc=0)  
sld. RA,RS,RB (Rc=1)

31	RS	RA	RB	27	Rc
0	6	11	16	21	31

$n \leftarrow (RB)_{58:63}$   
 $r \leftarrow ROTL_{64}((RS), n)$   
if  $(RB)_{57} = 0$  then  
     $m \leftarrow MASK(0, 63-n)$   
else  $m \leftarrow 64_0$   
 $RA \leftarrow r \& m$

The contents of register RS are shifted left the number of bits specified by  $(RB)_{57:63}$ . Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The result is placed into register RA. Shift amounts from 64 to 127 give a zero result.

Special Registers Altered:

CR0 (if Rc=1)

Shift Left Word X-form

slw RA,RS,RB (Rc=0)  
slw. RA,RS,RB (Rc=1)

[POWER mnemonics: sl, sl.]

31	RS	RA	RB	24	Rc
0	6	11	16	21	31

$n \leftarrow (RB)_{59:63}$   
 $r \leftarrow ROTL_{32}((RS)_{32:63}, n)$   
if  $(RB)_{58} = 0$  then  
     $m \leftarrow MASK(32, 63-n)$   
else  $m \leftarrow 64_0$   
 $RA \leftarrow r \& m$

The contents of the low-order 32 bits of register RS are shifted left the number of bits specified by  $(RB)_{58:63}$ . Bits shifted out of position 32 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into  $RA_{32:63}$ .  $RA_{0:31}$  are set to zero. Shift amounts from 32 to 63 give a zero result.

Special Registers Altered:

CR0 (if Rc=1)

**Shift Right Doubleword X-form**

srd RA,RS,RB (Rc=0)  
srd. RA,RS,RB (Rc=1)

31	RS	RA	RB	539	Rc
0	6	11	16	21	31

```

n ← (RB)58:63
r ← ROTL64((RS), 64-n)
if (RB)57 = 0 then
    m ← MASK(n, 63)
else m ← 640
RA ← r & m

```

The contents of register RS are shifted right the number of bits specified by (RB)<sub>57:63</sub>. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The result is placed into register RA. Shift amounts from 64 to 127 give a zero result.

**Special Registers Altered:**

CR0 (if Rc=1)

**Shift Right Word X-form**

srw RA,RS,RB (Rc=0)  
srw. RA,RS,RB (Rc=1)

[POWER mnemonics: sr, sr.]

31	RS	RA	RB	536	Rc
0	6	11	16	21	31

```

n ← (RB)59:63
r ← ROTL32((RS)32:63, 64-n)
if (RB)58 = 0 then
    m ← MASK(n+32, 63)
else m ← 640
RA ← r & m

```

The contents of the low-order 32 bits of register RS are shifted right the number of bits specified by (RB)<sub>58:63</sub>. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The 32-bit result is placed into RA<sub>32:63</sub>. RA<sub>0:31</sub> are set to zero. Shift amounts from 32 to 63 give a zero result.

**Special Registers Altered:**

CR0 (if Rc=1)



**Shift Right Algebraic Doubleword Immediate XS-form**

sradi      RA,RS,SH      (Rc=0)  
sradi.      RA,RS,SH      (Rc=1)

31	RS	RA	sh	413	sh	Rc
0	6	11	16	21	30	31

$n \leftarrow sh_5 \parallel sh_{0:4}$   
 $r \leftarrow ROTL_{64}((RS), 64-n)$   
 $m \leftarrow MASK(n, 63)$   
 $s \leftarrow (RS)_0$   
 $RA \leftarrow r \& m \mid ({}^{64}s) \& \neg m$   
 $CA \leftarrow s \& ((r \& \neg m) \neq 0)$

The contents of register RS are shifted right SH bits. Bits shifted out of position 63 are lost. Bit 0 of RS is replicated to fill the vacated positions on the left. The result is placed into register RA. CA is set to 1 if (RS) is negative and any 1-bits are shifted out of position 63; otherwise CA is set to 0. A shift amount of zero causes RA to be set equal to (RS), and CA to be set to 0.

**Special Registers Altered:**

CA  
CR0      (if Rc=1)

**Shift Right Algebraic Word Immediate X-form**

srawi      RA,RS,SH      (Rc=0)  
srawi.      RA,RS,SH      (Rc=1)

[POWER mnemonics: srai, srai.]

31	RS	RA	SH	824	Rc
0	6	11	16	21	31

$n \leftarrow SH$   
 $r \leftarrow ROTL_{32}((RS)_{32:63}, 64-n)$   
 $m \leftarrow MASK(n+32, 63)$   
 $s \leftarrow (RS)_{32}$   
 $RA \leftarrow r \& m \mid ({}^{64}s) \& \neg m$   
 $CA \leftarrow s \& ((r \& \neg m)_{32:63} \neq 0)$

The contents of the low-order 32 bits of register RS are shifted right SH bits. Bits shifted out of position 63 are lost. Bit 32 of RS is replicated to fill the vacated positions on the left. The 32-bit result is placed into  $RA_{32:63}$ . Bit 32 of RS is replicated to fill  $RA_{0:31}$ . CA is set to 1 if the low-order 32 bits of (RS) contain a negative number and any 1-bits are shifted out of position 63; otherwise CA is set to 0. A shift amount of zero causes RA to receive  $EXTS((RS)_{32:63})$ , and CA to be set to 0.

**Special Registers Altered:**

CA  
CR0      (if Rc=1)

**Shift Right Algebraic Doubleword X-form**

srad RA,RS,RB (Rc=0)  
srad. RA,RS,RB (Rc=1)

31	RS	RA	RB	794	Rc
0	6	11	16	21	31

```

n ← (RB)58:63
r ← ROTL64((RS), 64-n)
if (RB)57 = 0 then
    m ← MASK(n, 63)
else m ← 640
s ← (RS)0
RA ← r&m | (64s)&¬m
CA ← s & ((r&¬m) ≠ 0)

```

The contents of register RS are shifted right the number of bits specified by (RB)<sub>57:63</sub>. Bits shifted out of position 63 are lost. Bit 0 of RS is replicated to fill the vacated positions on the left. The result is placed into register RA. CA is set to 1 if (RS) is negative and any 1-bits are shifted out of position 63; otherwise CA is set to 0. A shift amount of zero causes RA to be set equal to (RS), and CA to be set to 0. Shift amounts from 64 to 127 give a result of 64 sign bits in RA, and cause CA to receive the sign bit of (RS).

**Special Registers Altered:**

CA  
CR0 (if Rc=1)

**Shift Right Algebraic Word X-form**

sraw RA,RS,RB (Rc=0)  
sraw. RA,RS,RB (Rc=1)

[POWER mnemonics: sra, sra.]

31	RS	RA	RB	792	Rc
0	6	11	16	21	31

```

n ← (RB)59:63
r ← ROTL32((RS)32:63, 64-n)
if (RB)58 = 0 then
    m ← MASK(n+32, 63)
else m ← 640
s ← (RS)32
RA ← r&m | (64s)&¬m
CA ← s & ((r&¬m)32:63 ≠ 0)

```

The contents of the low-order 32 bits of register RS are shifted right the number of bits specified by (RB)<sub>58:63</sub>. Bits shifted out of position 63 are lost. Bit 32 of RS is replicated to fill the vacated positions on the left. The 32-bit result is placed into RA<sub>32:63</sub>. Bit 32 of RS is replicated to fill RA<sub>0:31</sub>. CA is set to 1 if the low-order 32 bits of (RS) contain a negative number and any 1-bits are shifted out of position 63; otherwise CA is set to 0. A shift amount of zero causes RA to receive EXTS((RS)<sub>32:63</sub>), and CA to be set to 0. Shift amounts from 32 to 63 give a result of 64 sign bits, and cause CA to receive the sign bit of (RS)<sub>32:63</sub>.

**Special Registers Altered:**

CA  
CR0 (if Rc=1)

### 3.3.13 Move To/From System Register Instructions

The *Move To Condition Register Fields* instruction has a preferred form; see Section 1.9.1, “Preferred Instruction Forms” on page 13. In the preferred form, the FXM field satisfies the following rule.

- Exactly one bit of the FXM field is set to 1.

#### Extended mnemonics

Extended mnemonics are provided for the *mtspr* and *mfspr* instructions so that they can be coded with the

SPR name as part of the mnemonic rather than as a numeric operand. An extended mnemonic is provided for the *mtcrf* instruction for compatibility with old software (written for a version of the architecture that precedes Version 2.00) that uses it to set the entire Condition Register. Some of these extended mnemonics are shown as examples with the relevant instructions. See Appendix B, “Assembler Extended Mnemonics” on page 151 for additional extended mnemonics.

#### Move To Special Purpose Register XFX-form

mtspr      SPR,RS

31	RS	spr	467	/
0	6	11	21	31

```
n ← spr5:9 || spr0:4
if length(SPREG(n)) = 64 then
    SPREG(n) ← (RS)
else
    SPREG(n) ← (RS)32:63
```

The SPR field denotes a Special Purpose Register, encoded as shown in the table below. The contents of register RS are placed into the designated Special Purpose Register. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RS are placed into the SPR.

decimal	SPR*		Register Name
	spr <sub>5:9</sub>	spr <sub>0:4</sub>	
1	00000	00001	XER
8	00000	01000	LR
9	00000	01001	CTR

\* Note that the order of the two 5-bit halves of the SPR number is reversed.

If the SPR field contains any value other than one of the values shown above then one of the following occurs.

- The system illegal instruction error handler is invoked.
- The system privileged instruction error handler is invoked.
- The results are boundedly undefined.

A complete description of this instruction can be found in Book III, *PowerPC Operating Environment Architecture*.

#### Special Registers Altered:

See above

#### Extended Mnemonics:

Examples of extended mnemonics for *Move To Special Purpose Register*:

Extended:	Equivalent to:
mtxer Rx	mtspr 1,Rx
mtlr Rx	mtspr 8,Rx
mtctr Rx	mtspr 9,Rx

#### Compiler and Assembler Note

For the *mtspr* and *mfspr* instructions, the SPR number coded in assembler language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order 5 bits appearing in bits 16:20 of the instruction and the low-order 5 bits in bits 11:15. This maintains compatibility with POWER SPR encodings, in which these two instructions have only a 5-bit SPR field occupying bits 11:15.

#### Compatibility Note

For a discussion of POWER compatibility with respect to SPR numbers not shown in the instruction descriptions for *mtspr* and *mfspr*, see Appendix E, “Incompatibilities with the POWER Architecture” on page 175.

## Move From Special Purpose Register XFX-form

mfspir RT,SPR

31	RT	spr	339	/
0	6	11	21	31

```

n ← spr5:9 || spr0:4
if length(SPREG(n)) = 64 then
  RT ← SPREG(n)
else
  RT ← 320 || SPREG(n)

```

The SPR field denotes a Special Purpose Register, encoded as shown in the table below. The contents of the designated Special Purpose Register are placed into register RT. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RT receive the contents of the Special Purpose Register and the high-order 32 bits of RT are set to zero.

decimal	SPR*		Register Name
	spr <sub>5:9</sub>	spr <sub>0:4</sub>	
1	00000	00001	XER
8	00000	01000	LR
9	00000	01001	CTR
* Note that the order of the two 5-bit halves of the SPR number is reversed			

If the SPR field contains any value other than one of the values shown above then one of the following occurs.

- The system illegal instruction error handler is invoked.
- The system privileged instruction error handler is invoked.
- The results are boundedly undefined.

A complete description of this instruction can be found in Book III, *PowerPC Operating Environment Architecture*.

### Special Registers Altered:

None

### Extended Mnemonics:

Examples of extended mnemonics for Move From Special Purpose Register:

<i>Extended:</i>		<i>Equivalent to:</i>
mf <sub>x</sub> er Rx		mfspir Rx,1
mf <sub>l</sub> r Rx		mfspir Rx,8
mf <sub>c</sub> tr Rx		mfspir Rx,9

### Note

See the Notes that appear with *mtspir*.

**Move To Condition Register Fields  
XFX-form**

mtcrf          FXM,RS

31	RS	0	FXM	/	144	/
0	6	11	12	20	21	31

$$\text{mask} \leftarrow {}^4(\text{FXM}_0) \mid \mid {}^4(\text{FXM}_1) \mid \mid \dots \mid {}^4(\text{FXM}_7)$$
$$\text{CR} \leftarrow ((\text{RS})_{32:63} \& \text{mask}) \mid (\text{CR} \& \neg \text{mask})$$

The contents of bits 32:63 of register RS are placed into the Condition Register under control of the field mask specified by FXM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range 0-7. If FXM<sub>i</sub>=1 then CR field i (CR bits 4*x*i:4*x*i+3) is set to the contents of the corresponding field of the low-order 32 bits of RS.

**Special Registers Altered:**  
CR fields selected by mask

**Extended Mnemonics:**

Example of extended mnemonics for *Move To Condition Register Fields*:

<i>Extended:</i>	<i>Equivalent to:</i>
mtcr    Rx	mtcrf   0xFF,Rx

**Programming Note**  
In the preferred form of this instruction (see the introduction to Section 3.3.13), only one Condition Register field is updated.

**Move From Condition Register XFX-form**

mfcrr          RT

31	RT	0	///	19	/
0	6	11	12	21	31

$$\text{RT} \leftarrow {}^{32}0 \mid \mid \text{CR}$$

The contents of the Condition Register are placed into RT<sub>32:63</sub>. RT<sub>0:31</sub> are set to 0.

**Special Registers Altered:**  
None



## Chapter 4. Floating-Point Processor

---

4.1 Floating-Point Processor Overview	85	4.4.5.1 Definition	99
4.2 Floating-Point Processor Registers	86	4.4.5.2 Action	99
4.2.1 Floating-Point Registers	86	4.5 Floating-Point Execution Models	100
4.2.2 Floating-Point Status and Control Register	87	4.5.1 Execution Model for IEEE Operations	100
4.3 Floating-Point Data	89	4.5.2 Execution Model for Multiply-Add Type Instructions	101
4.3.1 Data Format	89	4.6 Floating-Point Processor Instructions	103
4.3.2 Value Representation	90	4.6.1 Floating-Point Storage Access Instructions	103
4.3.3 Sign of Result	91	4.6.1.1 Storage Access Exceptions	103
4.3.4 Normalization and Denormalization	92	4.6.2 Floating-Point Load Instructions	103
4.3.5 Data Handling and Precision	92	4.6.3 Floating-Point Store Instructions	106
4.3.5.1 Single-Precision Operands	92	4.6.4 Floating-Point Move Instructions	110
4.3.5.2 Integer-Valued Operands	93	4.6.5 Floating-Point Arithmetic Instructions	111
4.3.6 Rounding	93	4.6.5.1 Floating-Point Elementary Arithmetic Instructions	111
4.4 Floating-Point Exceptions	94	4.6.5.2 Floating-Point Multiply-Add Instructions	113
4.4.1 Invalid Operation Exception	96	4.6.6 Floating-Point Rounding and Conversion Instructions	115
4.4.1.1 Definition	96	4.6.7 Floating-Point Compare Instructions	119
4.4.1.2 Action	97	4.6.8 Floating-Point Status and Control Register Instructions	120
4.4.2 Zero Divide Exception	97		
4.4.2.1 Definition	97		
4.4.2.2 Action	97		
4.4.3 Overflow Exception	98		
4.4.3.1 Definition	98		
4.4.3.2 Action	98		
4.4.4 Underflow Exception	98		
4.4.4.1 Definition	98		
4.4.4.2 Action	98		
4.4.5 Inexact Exception	99		

---

### 4.1 Floating-Point Processor Overview

This chapter describes the registers and instructions that make up the Floating-Point Processor facility. Section 4.2, "Floating-Point Processor Registers" describes the registers associated with the Floating-Point Processor. Section 4.6, "Floating-Point Processor Instructions" on page 103 describes the instructions associated with the Floating-Point Processor.

The processor (augmented by appropriate software support, where required) implements a floating-point system compliant with the ANSI/IEEE Standard 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic" (hereafter referred to as "the IEEE standard"). That standard defines certain required "operations" (addition, subtraction, etc.). Herein, the term "floating-point operation" is used to refer to one of these required operations and to additional operations defined (e.g., those performed by *Multiply-Add* or *Reciprocal Estimate* instructions). A Non-IEEE mode is also provided. This mode, which may produce results not in strict compliance with the IEEE standard, allows shorter latency.

Instructions are provided to perform arithmetic, rounding, conversion, comparison, and other operations in floating-point registers; to move floating-point data between storage and these registers; and to manipulate the Floating-Point Status and Control Register explicitly.

These instructions are divided into two categories.

- computational instructions

The computational instructions are those that perform addition, subtraction, multiplication, division, extracting the square root, rounding, conversion, comparison, and combinations of these operations. These instructions provide the floating-point operations. They place status information into the Floating-Point Status and Control Register. They are the instructions described in Sections 4.6.5 through 4.6.7 and Section 5.2.1.

- non-computational instructions

The non-computational instructions are those that perform loads and stores, move the contents of a floating-point register to another floating-point register possibly altering the sign, manipulate the Floating-Point Status and Control Register explicitly, and select the value from one of two floating-point registers based on the value in a third floating-point register. The operations performed by these instructions are not considered floating-point operations. With the exception of the instructions that manipulate the Floating-Point Status and Control Register explicitly, they do not alter the Floating-Point Status and Control Register. They are the instructions described in Sections 4.6.2 through 4.6.4, 4.6.8, and 5.2.2.

A floating-point number consists of a signed exponent and a signed significand. The quantity expressed by this number is the product of the significand and the number  $2^{\text{exponent}}$ . Encodings are provided in the data format to represent finite numeric values,  $\pm$  Infinity, and values that are “Not a Number” (NaN). Operations involving infinities produce results obeying traditional mathematical conventions. NaNs have no mathematical interpretation. Their encoding permits a variable diagnostic information field. They may be used to indicate such things as uninitialized variables and can be produced by certain invalid operations.

There is one class of exceptional events that occur during instruction execution that is unique to the Floating-Point Processor: the Floating-Point Exception. Floating-point exceptions are signaled with bits set in the Floating-Point Status and Control Register (FPSCR). They can cause the system floating-point enabled exception error handler to be invoked, precisely or imprecisely, if the proper control bits are set.

## Floating-Point Exceptions

The following floating-point exceptions are detected by the processor:

■ Invalid Operation Exception	(VX)
SNaN	(VXSNAN)
Infinity - Infinity	(VXISI)
Infinity $\div$ Infinity	(VXIDI)
Zero $\div$ Zero	(VXZDZ)
Infinity $\times$ Zero	(VXIMZ)
Invalid Compare	(VXVC)
Software-Defined Condition	(VXSOFT)
Invalid Square Root	(VXSQRT)
Invalid Integer Convert	(VXCVI)
■ Zero Divide Exception	(ZX)
■ Overflow Exception	(OX)
■ Underflow Exception	(UX)
■ Inexact Exception	(XX)

Each floating-point exception, and each category of Invalid Operation Exception, has an exception bit in the FPSCR. In addition, each floating-point exception has a corresponding enable bit in the FPSCR. See Section 4.2.2, “Floating-Point Status and Control Register” on page 87 for a description of these exception and enable bits, and Section 4.4, “Floating-Point Exceptions” on page 94 for a detailed discussion of floating-point exceptions, including the effects of the enable bits.

## 4.2 Floating-Point Processor Registers

### 4.2.1 Floating-Point Registers

Implementations of this architecture provide 32 floating-point registers (FPRs). The floating-point instruction formats provide 5-bit fields for specifying the FPRs to be used in the execution of the instruction. The FPRs are numbered 0-31. See Figure 27 on page 87.

Each FPR contains 64 bits that support the floating-point double format. Every instruction that interprets the contents of an FPR as a floating-point value uses the floating-point double format for this interpretation.

The computational instructions, and the *Move* and *Select* instructions, operate on data located in FPRs and, with the exception of the *Compare* instructions, place the result value into an FPR and optionally place status information into the Condition Register.

*Load Double* and *Store Double* instructions are provided that transfer 64 bits of data between storage and the FPRs with no conversion. *Load Single* instructions



are provided to transfer and convert floating-point values in floating-point single format from storage to the same value in floating-point double format in the FPRs. *Store Single* instructions are provided to transfer and convert floating-point values in floating-point double format from the FPRs to the same value in floating-point single format in storage.

Instructions are provided that manipulate the Floating-Point Status and Control Register and the Condition Register explicitly. Some of these instructions copy data from an FPR to the Floating-Point Status and Control Register or vice versa.

The computational instructions and the *Select* instruction accept values from the FPRs in double format. For single-precision arithmetic instructions, all input values must be representable in single format; if they are not, the result placed into the target FPR, and the setting of status bits in the FPSCR and in the Condition Register (if R<sub>c</sub>=1), are undefined.




Figure 27. Floating-Point Registers

## 4.2.2 Floating-Point Status and Control Register

The Floating-Point Status and Control Register (FPSCR) controls the handling of floating-point exceptions and records status resulting from the floating-point operations. Bits 0:23 are status bits. Bits 24:31 are control bits.

The exception bits in the FPSCR (bits 3:12, 21:23) are sticky; that is, once set to 1 they remain set to 1 until they are set to 0 by an *mcrfs*, *mtfsfi*, *mtfsf*, or *mtfsb0* instruction. The exception summary bits in the FPSCR (FX, FEX, and VX, which are bits 0:2) are not considered to be “exception bits”, and only FX is sticky.

FEX and VX are simply the ORs of other FPSCR bits. Therefore these two bits are not listed among the FPSCR bits affected by the various instructions.



Figure 28. Floating-Point Status and Control Register

The bit definitions for the FPSCR are as follows.

### Bit(s) Description

- 0 **Floating-Point Exception Summary (FX)**  
Every floating-point instruction, except *mtfsfi* and *mtfsf*, implicitly sets FPSCR<sub>FX</sub> to 1 if that instruction causes any of the floating-point exception bits in the FPSCR to change from 0 to 1. *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, and *mtfsb1* can alter FPSCR<sub>FX</sub> explicitly.

#### Programming Note

FPSCR<sub>FX</sub> is defined not to be altered implicitly by *mtfsfi* and *mtfsf* because permitting these instructions to alter FPSCR<sub>FX</sub> implicitly could cause a paradox. An example is an *mtfsfi* or *mtfsf* instruction that supplies 0 for FPSCR<sub>FX</sub> and 1 for FPSCR<sub>OX</sub>, and is executed when FPSCR<sub>OX</sub> = 0. See also the Programming Notes with the definition of these two instructions.

- 1 **Floating-Point Enabled Exception Summary (FEX)**  
This bit is the OR of all the floating-point exception bits masked by their respective enable bits. *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, and *mtfsb1* cannot alter FPSCR<sub>FEX</sub> explicitly.
- 2 **Floating-Point Invalid Operation Exception Summary (VX)**  
This bit is the OR of all the Invalid Operation exception bits. *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, and *mtfsb1* cannot alter FPSCR<sub>VX</sub> explicitly.
- 3 **Floating-Point Overflow Exception (OX)**  
See Section 4.4.3, “Overflow Exception” on page 98.
- 4 **Floating-Point Underflow Exception (UX)**  
See Section 4.4.4, “Underflow Exception” on page 98.
- 5 **Floating-Point Zero Divide Exception (ZX)**  
See Section 4.4.2, “Zero Divide Exception” on page 97.
- 6 **Floating-Point Inexact Exception (XX)**  
See Section 4.4.5, “Inexact Exception” on page 99.

FPSCR<sub>XX</sub> is a sticky version of FPSCR<sub>F<sub>I</sub></sub> (see below). Thus the following rules completely describe how FPSCR<sub>XX</sub> is set by a given instruction.

- If the instruction affects FPSCR<sub>F<sub>I</sub></sub>, the new value of FPSCR<sub>XX</sub> is obtained by ORing the old value of FPSCR<sub>XX</sub> with the new value of FPSCR<sub>F<sub>I</sub></sub>.

	<div>■ If the instruction does not affect FPSCR<sub>FI</sub>, the value of FPSCR<sub>XX</sub> is unchanged.</div>	
7	<b>Floating-Point Invalid Operation Exception (SNaN) (VXSNaN)</b> See Section 4.4.1, “Invalid Operation Exception” on page 96.	
8	<b>Floating-Point Invalid Operation Exception (<math>\infty - \infty</math>) (VXISI)</b> See Section 4.4.1, “Invalid Operation Exception” on page 96.	
9	<b>Floating-Point Invalid Operation Exception (<math>\infty \div \infty</math>) (VXIDI)</b> See Section 4.4.1, “Invalid Operation Exception” on page 96.	
10	<b>Floating-Point Invalid Operation Exception (<math>0 \div 0</math>) (VXZDZ)</b> See Section 4.4.1, “Invalid Operation Exception” on page 96.	
11	<b>Floating-Point Invalid Operation Exception (<math>\infty \times 0</math>) (VXIMZ)</b> See Section 4.4.1, “Invalid Operation Exception” on page 96.	
12	<b>Floating-Point Invalid Operation Exception (Invalid Compare) (VXVC)</b> See Section 4.4.1, “Invalid Operation Exception” on page 96.	
13	<b>Floating-Point Fraction Rounded (FR)</b> The last <i>Arithmetic</i> or <i>Rounding and Conversion</i> instruction incremented the fraction during rounding. See Section 4.3.6, “Rounding” on page 93. This bit is not sticky.	
14	<b>Floating-Point Fraction Inexact (FI)</b> The last <i>Arithmetic</i> or <i>Rounding and Conversion</i> instruction either produced an inexact result during rounding or caused a disabled Overflow Exception. See Section 4.3.6, “Rounding” on page 93. This bit is not sticky.  See the definition of FPSCR <sub>XX</sub> , above, regarding the relationship between FPSCR <sub>FI</sub> and FPSCR <sub>XX</sub> .	
15:19	<b>Floating-Point Result Flags (FPRF)</b> Arithmetic, rounding, and <i>Convert From Integer</i> instructions set this field based on the result placed into the target register and on the target precision, except that if any portion of the result is undefined then the value placed into FPRF is undefined. Floating-point <i>Compare</i> instructions set this field based on the relative values of the operands being compared. For <i>Convert To Integer</i> instructions, the value placed into FPRF is undefined. Additional details are given below.	
		<div><b>Programming Note</b> A single-precision operation that produces a denormalized result sets FPRF to indicate a denormalized number. When possible, single-precision denormalized numbers are represented in normalized double format in the target register.</div>
15		<b>Floating-Point Result Class Descriptor (C)</b> Arithmetic, rounding, and <i>Convert From Integer</i> instructions may set this bit with the FPCC bits, to indicate the class of the result as shown in Figure 29 on page 89.
16:19		<b>Floating-Point Condition Code (FPCC)</b> Floating-point <i>Compare</i> instructions set one of the FPCC bits to 1 and the other three FPCC bits to 0. Arithmetic, rounding, and <i>Convert From Integer</i> instructions may set the FPCC bits with the C bit, to indicate the class of the result as shown in Figure 29 on page 89. Note that in this case the high-order three bits of the FPCC retain their relational significance indicating that the value is less than, greater than, or equal to zero.
16		<b>Floating-Point Less Than or Negative (FL or &lt;)</b>
17		<b>Floating-Point Greater Than or Positive (FG or &gt;)</b>
18		<b>Floating-Point Equal or Zero (FE or =)</b>
19		<b>Floating-Point Unordered or NaN (FU or ?)</b>
20		Reserved
21		<b>Floating-Point Invalid Operation Exception (Software-Defined Condition) (VXSOFT)</b> This bit can be altered only by <i>mcrfs</i> , <i>mtfsfi</i> , <i>mtfsf</i> , <i>mtfsb0</i> , or <i>mtfsb1</i> . See Section 4.4.1, “Invalid Operation Exception” on page 96.
		<div><b>Programming Note</b> FPSCR<sub>VXSOFT</sub> can be used by software to indicate the occurrence of an arbitrary, software-defined, condition that is to be treated as an Invalid Operation Exception. For example, the bit could be set by a program that computes a base 10 logarithm if the supplied input is negative.</div>
22		<b>Floating-Point Invalid Operation Exception (Invalid Square Root) (VXSQRT)</b> See Section 4.4.1, “Invalid Operation Exception” on page 96.

**Programming Note**

If the implementation does not support the optional *Floating Square Root* or *Floating Reciprocal Square Root Estimate* instruction, software can simulate the instruction and set this bit to reflect the exception.

- 23 **Floating-Point Invalid Operation Exception (Invalid Integer Convert) (VXCVI)**  
See Section 4.4.1, "Invalid Operation Exception" on page 96.
- 24 **Floating-Point Invalid Operation Exception Enable (VE)**  
See Section 4.4.1, "Invalid Operation Exception" on page 96.
- 25 **Floating-Point Overflow Exception Enable (OE)**  
See Section 4.4.3, "Overflow Exception" on page 98.
- 26 **Floating-Point Underflow Exception Enable (UE)**  
See Section 4.4.4, "Underflow Exception" on page 98.
- 27 **Floating-Point Zero Divide Exception Enable (ZE)**  
See Section 4.4.2, "Zero Divide Exception" on page 97.
- 28 **Floating-Point Inexact Exception Enable (XE)**  
See Section 4.4.5, "Inexact Exception" on page 99.
- 29 **Floating-Point Non-IEEE Mode (NI)**  
Floating-point non-IEEE mode is optional. If floating-point non-IEEE mode is not implemented, this bit is treated as reserved, and the remainder of the definition of this bit does not apply.

If floating-point non-IEEE mode is implemented, this bit has the following meaning.

- 0 The processor is not in floating-point non-IEEE mode (i.e., all floating-point operations conform to the IEEE standard).
- 1 The processor is in floating-point non-IEEE mode.

When the processor is in floating-point non-IEEE mode, the remaining FPSCR bits may have meanings different from those given in this document, and floating-point operations need not conform to the IEEE standard. The effects of running with  $FPSCR_{NI}=1$ , and any additional requirements for using non-IEEE mode, are described in the Book IV, *PowerPC Implementation Features* for the implementation. The results of executing a given

instruction in non-IEEE mode may vary between implementations, and between different executions on the same implementation.

**Programming Note**

When the processor is in floating-point non-IEEE mode, the results of floating-point operations may be approximate, and performance for these operations may be better, more predictable, or less data-dependent than when the processor is not in non-IEEE mode. For example, in non-IEEE mode an implementation may return 0 instead of a denormalized number, and may return a large number instead of an infinity.

- 30:31 **Floating-Point Rounding Control (RN)** See Section 4.3.6, "Rounding" on page 93.

- 00 Round to Nearest  
01 Round toward Zero  
10 Round toward +Infinity  
11 Round toward -Infinity

Result Flags	Result Value Class
C < > = ?	
1 0 0 0 1	Quiet NaN
0 1 0 0 1	- Infinity
0 1 0 0 0	- Normalized Number
1 1 0 0 0	- Denormalized Number
1 0 0 1 0	- Zero
0 0 0 1 0	+ Zero
1 0 1 0 0	+ Denormalized Number
0 0 1 0 0	+ Normalized Number
0 0 1 0 1	+ Infinity


Figure 29. Floating-Point Result Flags

## 4.3 Floating-Point Data


### 4.3.1 Data Format

This architecture defines the representation of a floating-point value in two different binary fixed-length formats. The format may be a 32-bit single format for a single-precision value or a 64-bit double format for a double-precision value. The single format may be used for data in storage. The double format may be used for data in storage and for data in floating-point registers.

The lengths of the exponent and the fraction fields differ between these two formats. The structure of the single and double formats is shown below.



**Figure 30. Floating-point single format**



**Figure 31. Floating-point double format**

Values in floating-point format are composed of three fields:

S                    sign bit  
 EXP                exponent+bias  
 FRACTION        fraction

Representation of numeric values in the floating-point formats consists of a sign bit (S), a biased exponent (EXP), and the fraction portion (FRACTION) of the significand. The significand consists of a leading implied bit concatenated on the right with the FRACTION. This leading implied bit is 1 for normalized numbers and 0 for denormalized numbers and is located in the unit bit position (i.e., the first bit to the left of the binary point). Values representable within the two floating-point formats can be specified by the parameters listed in Figure 32.

	Format	
	Single	Double
Exponent Bias	+127	+1023
Maximum Exponent	+127	+1023
Minimum Exponent	-126	-1022
Widths (bits)		
Format	32	64
Sign	1	1
Exponent	8	11
Fraction	23	52
Significand	24	53


**Figure 32. IEEE floating-point fields**

The architecture requires that the FPRs of the Floating-Point Processor support the floating-point double format only.

### 4.3.2 Value Representation

This architecture defines numeric and non-numeric values representable within each of the two supported formats. The numeric values are approximations to the

real numbers and include the normalized numbers, denormalized numbers, and zero values. The non-numeric values representable are the infinities and the Not a Numbers (NaNs). The infinities are adjoined to the real numbers, but are not numbers themselves, and the standard rules of arithmetic do not hold when they are used in an operation. They are related to the real numbers by order alone. It is possible however to define restricted operations among numbers and infinities as defined below. The relative location on the real number line for each of the defined entities is shown in Figure 33.



**Figure 33. Approximation to real numbers**

The NaNs are not related to the numeric values or infinities by order or value but are encodings used to convey diagnostic information such as the representation of uninitialized variables.

The following is a description of the different floating-point values defined in the architecture:

#### Binary floating-point numbers

Machine representable values used as approximations to real numbers. Three categories of numbers are supported: normalized numbers, denormalized numbers, and zero values.

#### Normalized numbers ( $\pm$ NOR)

These are values that have a biased exponent value in the range:

1 to 254 in single format  
 1 to 2046 in double format

They are values in which the implied unit bit is 1. Normalized numbers are interpreted as follows:

$$\text{NOR} = (-1)^s \times 2^E \times (1.\text{fraction})$$

where  $s$  is the sign,  $E$  is the unbiased exponent, and 1.fraction is the significand, which is composed of a leading unit bit (implied bit) and a fraction part.

The ranges covered by the magnitude ( $M$ ) of a normalized floating-point number are approximately equal to:

Single Format:

$$1.2 \times 10^{-38} \leq M \leq 3.4 \times 10^{38}$$

Double Format:

$$2.2 \times 10^{-308} \leq M \leq 1.8 \times 10^{308}$$

#### Zero values ( $\pm 0$ )

These are values that have a biased exponent value of zero and a fraction value of zero. Zeros can have a positive or negative sign. The sign of zero is ignored by

comparison operations (i.e., comparison regards +0 as equal to -0).

#### **Denormalized numbers** ( $\pm$ DEN)

These are values that have a biased exponent value of zero and a nonzero fraction value. They are nonzero numbers smaller in magnitude than the representable normalized numbers. They are values in which the implied unit bit is 0. Denormalized numbers are interpreted as follows:

$$\text{DEN} = (-1)^s \times 2^{\text{Emin}} \times (0.\text{fraction})$$

where Emin is the minimum representable exponent value (-126 for single-precision, -1022 for double-precision).

#### **Infinities** ( $\pm \infty$ )

These are values that have the maximum biased exponent value:

255 in single format  
2047 in double format

and a zero fraction value. They are used to approximate values greater in magnitude than the maximum normalized value.

Infinity arithmetic is defined as the limiting case of real arithmetic, with restricted operations defined among numbers and infinities. Infinities and the real numbers can be related by ordering in the affine sense:

$$-\infty < \text{every finite number} < +\infty$$

Arithmetic on infinities is always exact and does not signal any exception, except when an exception occurs due to the invalid operations as described in Section 4.4.1, “Invalid Operation Exception” on page 96.

#### **Not a Numbers** (NaNs)

These are values that have the maximum biased exponent value and a nonzero fraction value. The sign bit is ignored (i.e., NaNs are neither positive nor negative). If the high-order bit of the fraction field is 0 then the NaN is a *Signaling NaN*; otherwise it is a *Quiet NaN*.

Signaling NaNs are used to signal exceptions when they appear as operands of computational instructions.

Quiet NaNs are used to represent the results of certain invalid operations, such as invalid arithmetic operations on infinities or on NaNs, when Invalid Operation Exception is disabled (FPSCR<sub>VE</sub>=0). Quiet NaNs propagate through all floating-point operations except ordered comparison, *Floating Round to Single-Precision*, and conversion to integer. Quiet NaNs do not signal exceptions, except for ordered comparison and conversion to integer operations. Specific encodings in QNaNs can thus be preserved through a sequence of floating-point

operations, and used to convey diagnostic information to help identify results from invalid operations.

When a QNaN is the result of a floating-point operation because one of the operands is a NaN or because a QNaN was generated due to a disabled Invalid Operation Exception, then the following rule is applied to determine the NaN with the high-order fraction bit set to 1 that is to be stored as the result.

```
if (FRA) is a NaN
  then FRT ← (FRA)
  else if (FRB) is a NaN
    then if instruction is frsp
      then FRT ← (FRB)0:34 || 290
      else FRT ← (FRB)
    else if (FRC) is a NaN
      then FRT ← (FRC)
    else if generated QNaN
      then FRT ← generated QNaN
```

If the operand specified by FRA is a NaN, then that NaN is stored as the result. Otherwise, if the operand specified by FRB is a NaN (if the instruction specifies an FRB operand), then that NaN is stored as the result, with the low-order 29 bits of the result set to 0 if the instruction is *frsp*. Otherwise, if the operand specified by FRC is a NaN (if the instruction specifies an FRC operand), then that NaN is stored as the result. Otherwise, if a QNaN was generated due to a disabled Invalid Operation Exception, then that QNaN is stored as the result. If a QNaN is to be generated as a result, then the QNaN generated has a sign bit of 0, an exponent field of all 1s, and a high-order fraction bit of 1 with all other fraction bits 0. Any instruction that generates a QNaN as the result of a disabled Invalid Operation Exception generates this QNaN (i.e., 0xFF8\_0000\_0000\_0000).

A double-precision NaN is considered to be representable in single format if and only if the low-order 29 bits of the double-precision NaN's fraction are zero.

### 4.3.3 Sign of Result

The following rules govern the sign of the result of an arithmetic, rounding, or conversion operation, when the operation does not yield an exception. They apply even when the operands or results are zeros or infinities.

- The sign of the result of an add operation is the sign of the operand having the larger absolute value. If both operands have the same sign, the sign of the result of an add operation is the same as the sign of the operands. The sign of the result of the subtract operation  $x-y$  is the same as the sign of the result of the add operation  $x+(-y)$ .

When the sum of two operands with opposite sign, or the difference of two operands with the same sign, is exactly zero, the sign of the result is positive in all rounding modes except Round toward -Infinity, in which mode the sign is negative.

- The sign of the result of a multiply or divide operation is the Exclusive OR of the signs of the operands.
- The sign of the result of a *Square Root* or *Reciprocal Square Root Estimate* operation is always positive, except that the square root of -0 is -0 and the reciprocal square root of -0 is -Infinity.
- The sign of the result of a *Round to Single-Precision*, *Convert From Integer* operation is the sign of the operand being converted.

For the *Multiply-Add* instructions, the rules given above are applied first to the multiply operation and then to the add or subtract operation (one of the inputs to the add or subtract operation is the result of the multiply operation).

### 4.3.4 Normalization and Denormalization

The intermediate result of an arithmetic or *frsp* instruction may require normalization and/or denormalization as described below. Normalization and denormalization do not affect the sign of the result.

When an arithmetic or rounding instruction produces an intermediate result which carries out of the significand, or in which the significand is nonzero but has a leading zero bit, it is not a normalized number and must be normalized before it is stored. For the carry-out case, the significand is shifted right one bit, with a one shifted into the leading significand bit, and the exponent is incremented by one. For the leading-zero case, the significand is shifted left while decrementing its exponent by one for each bit shifted, until the leading significand bit becomes one. The Guard bit and the Round bit (see Section 4.5.1, “Execution Model for IEEE Operations” on page 100) participate in the shift with zeros shifted into the Round bit. The exponent is regarded as if its range were unlimited.

After normalization, or if normalization was not required, the intermediate result may have a nonzero significand and an exponent value that is less than the minimum value that can be represented in the format specified for the result. In this case, the intermediate result is said to be “Tiny” and the stored result is determined by the rules described in Section 4.4.4, “Underflow Exception”. These rules may require denormalization.

A number is denormalized by shifting its significand right while incrementing its exponent by 1 for each bit shifted, until the exponent is equal to the format's minimum value. If any significant bits are lost in this shifting process then “Loss of Accuracy” has occurred (See Section 4.4.4, “Underflow Exception” on page 98) and Underflow Exception is signaled.

## 4.3.5 Data Handling and Precision

Most of the *Floating-Point Processor Architecture*, including all computational, *Move*, and *Select* instructions, use the floating-point double format to represent data in the FPRs. Single-precision and integer-valued operands may be manipulated using double-precision operations. Instructions are provided to coerce these values from a double format operand. Instructions are also provided for manipulations which do not require double-precision. In addition, instructions are provided to access a true single-precision representation in storage, and a fixed-point integer representation in GPRs.

### 4.3.5.1 Single-Precision Operands

For single format data, a format conversion from single to double is performed when loading from storage into an FPR and a format conversion from double to single is performed when storing from an FPR to storage. No floating-point exceptions are caused by these instructions. An instruction is provided to explicitly convert a double format operand in an FPR to single-precision. Floating-point single-precision is enabled with four types of instruction.

#### 1. Load Floating-Point Single

This form of instruction accesses a single-precision operand in single format in storage, converts it to double format, and loads it into an FPR. No floating-point exceptions are caused by these instructions.

#### 2. Round to Floating-Point Single-Precision

The Floating Round to Single-Precision instruction rounds a double-precision operand to single-precision, checking the exponent for single-precision range and handling any exceptions according to respective enable bits, and places that operand into an FPR in double format. For results produced by single-precision arithmetic instructions, single-precision loads, and other instances of the Floating Round to Single-Precision instruction, this operation does not alter the value.

#### 3. Single-Precision Arithmetic Instructions

This form of instruction takes operands from the FPRs in double format, performs the operation as if it produced an intermediate result having infinite precision and unbounded exponent range, and then coerces this intermediate result to fit in single

format. Status bits, in the FPSCR and optionally in the Condition Register, are set to reflect the single-precision result. The result is then converted to double format and placed into an FPR. The result lies in the range supported by the single format.

All input values must be representable in single format; if they are not, the result placed into the target FPR, and the setting of status bits in the FPSCR and in the Condition Register (if Rc=1), are undefined.

#### 4. Store Floating-Point Single

This form of instruction converts a double-precision operand to single format and stores that operand into storage. No floating-point exceptions are caused by these instructions. (The value being stored is effectively assumed to be the result of an instruction of one of the preceding three types.)

When the result of a *Load Floating-Point Single*, *Floating Round to Single-Precision*, or single-precision arithmetic instruction is stored in an FPR, the low-order 29 FRACTION bits are zero.

#### Programming Note

The *Floating Round to Single-Precision* instruction is provided to allow value conversion from double-precision to single-precision with appropriate exception checking and rounding. This instruction should be used to convert double-precision floating-point values (produced by double-precision load and arithmetic instructions and by *fcfid*) to single-precision values prior to storing them into single format storage elements or using them as operands for single-precision arithmetic instructions. Values produced by single-precision load and arithmetic instructions are already single-precision values and can be stored directly into single format storage elements, or used directly as operands for single-precision arithmetic instructions, without preceding the store, or the arithmetic instruction, by a *Floating Round to Single-Precision* instruction.

#### Programming Note

A single-precision value can be used in double-precision arithmetic operations. The reverse is true only if the double-precision value is representable in single format.

Some implementations may execute single-precision arithmetic instructions faster than double-precision arithmetic instructions. Therefore, if double-precision accuracy is not required, single-precision data and instructions should be used.

### 4.3.5.2 Integer-Valued Operands

Instructions are provided to round floating-point operands to integer values in floating-point format. To facilitate exchange of data between the floating-point and fixed-point processors, instructions are provided to convert between floating-point double format and fixed-point integer format in an FPR. Computation on integer-valued operands may be performed using arithmetic instructions of the required precision. (The results may not be integer values.) The group of instructions provided specifically to support integer-valued operands are described below.

#### 5. Floating Convert To/From Integer

The *Floating Convert To Integer* instructions convert a double-precision operand to a 32-bit or 64-bit signed fixed-point integer format. Variants are provided both to perform rounding based on the value of FPSCR<sub>RN</sub> and to round toward zero. These instructions may cause Invalid Operation (VXSNAN, VXCI) and Inexact exceptions. The *Floating Convert From Integer* instruction converts a 64-bit signed fixed-point integer to a double-precision floating-point integer. Because of the limitations of the source format, only an inexact exception may be generated.

### 4.3.6 Rounding

The material in this section applies to operations that have numeric operands (i.e., operands that are not infinities or NaNs). Rounding the intermediate result of such an operation may cause an Overflow Exception, an Underflow Exception, or an Inexact Exception. The remainder of this section assumes that the operation causes no exceptions and that the result is numeric. See Section 4.3.2, "Value Representation" and Section 4.4, "Floating-Point Exceptions" for the cases not covered here.

The *Arithmetic* and *Rounding and Conversion* instructions round their intermediate results. With the exception of the *Estimate* instructions, these instructions produce an intermediate result that can be regarded as having infinite precision and unbounded exponent range. All but two groups of these instructions normalize or denormalize the intermediate result prior to rounding and then place the final result into the target FPR in double format. The *Floating Convert To Integer* instructions with biased exponents ranging from 1022 through 1074 are prepared for rounding by repetitively shifting the significand right one position and incrementing the biased exponent until it reaches a value of 1075. (Intermediate results with biased exponents 1075 or larger are already integers, and with biased exponents 1021 or less round to zero.) After rounding, the final result for *Floating Convert To Integer* is converted to a signed fixed-point integer.

FPSCR bits FR and FI generally indicate the results of rounding. Each of the instructions which rounds its intermediate result sets these bits. If the fraction is incremented during rounding then FR is set to 1, otherwise FR is set to 0. If the result is inexact then FI is set to 1, otherwise FI is set to zero. The *Estimate* instructions set FR and FI to undefined values. The remaining floating-point instructions do not alter FR and FI.

Four user-selectable rounding modes are provided through the Floating-Point Rounding Control field in the FPSCR. See Section 4.2.2, “Floating-Point Status and Control Register” on page 87. These are encoded as follows:

RN	Rounding Mode
00	Round to Nearest
01	Round toward Zero
10	Round toward +Infinity
11	Round toward -Infinity

Let Z be the intermediate arithmetic result or the operand of a convert operation. If Z can be represented exactly in the target format, then the result in all rounding modes is Z as represented in the target format. If Z cannot be represented exactly in the target format, let Z1 and Z2 bound Z as the next larger and next smaller numbers representable in the target format. Then Z1 or Z2 can be used to approximate the result in the target format.

Figure 34 shows the relation of Z, Z1, and Z2 in this case. The following rules specify the rounding in the four modes. “LSB” means “least significant bit”.




Figure 34. Selection of Z1 and Z2

#### Round to Nearest

Choose the value that is closer to Z (Z1 or Z2). In case of a tie, choose the one that is even (least significant bit 0).

#### Round toward Zero

Choose the smaller in magnitude (Z1 or Z2).

#### Round toward +Infinity

Choose Z1.

#### Round toward -Infinity

Choose Z2.

See Section 4.5.1, “Execution Model for IEEE Operations” on page 100 for a detailed explanation of rounding.

## 4.4 Floating-Point Exceptions

This architecture defines the following floating-point exceptions:

- Invalid Operation Exception
  - SNaN
  - Infinity - Infinity
  - Infinity ÷ Infinity
  - Zero ÷ Zero
  - Infinity × Zero
  - Invalid Compare
  - Software-Defined Condition
  - Invalid Square Root
  - Invalid Integer Convert
- Zero Divide Exception
- Overflow Exception
- Underflow Exception
- Inexact Exception

These exceptions, other than Invalid Operation Exception due to Software-Defined Condition, may occur during execution of computational instructions. An Invalid Operation Exception due to Software-Defined Condition occurs when a *Move To FPSCR* instruction sets  $FPSCR_{VXSOFT}$  to 1.

Each floating-point exception, and each category of Invalid Operation Exception, has an exception bit in the FPSCR. In addition, each floating-point exception has a corresponding enable bit in the FPSCR. The exception bit indicates occurrence of the corresponding exception. If an exception occurs, the corresponding enable bit governs the result produced by the instruction and, in conjunction with the FE0 and FE1 bits (see page 96), whether and how the system floating-point enabled exception error handler is invoked. (In general, the enabling specified by the enable bit is of invoking the system error handler, not of permitting the exception to occur. The occurrence of an exception depends only on the instruction and its inputs, not on the setting of any control bits. The only deviation from this general rule is that the occurrence of an Underflow Exception may depend on the setting of the enable bit.)

A single instruction, other than *mtfsfi* or *mtfsf*, may set more than one exception bit only in the following cases:

- Inexact Exception may be set with Overflow Exception.
- Inexact Exception may be set with Underflow Exception.
- Invalid Operation Exception (SNaN) is set with Invalid Operation Exception ( $\infty \times 0$ ) for *Multiply-Add* instructions for which the values being multiplied



are infinity and zero and the value being added is an SNaN.

- Invalid Operation Exception (SNaN) may be set with Invalid Operation Exception (Invalid Compare) for *Compare Ordered* instructions.
- Invalid Operation Exception (SNaN) may be set with Invalid Operation Exception (Invalid Integer Convert) for *Convert To Integer* instructions.

When an exception occurs the writing of a result to the target register may be suppressed or a result may be delivered, depending on the exception.

The writing of a result to the target register is suppressed for the following kinds of exception, so that there is no possibility that one of the operands is lost:

- Enabled Invalid Operation
- Enabled Zero Divide

For the remaining kinds of exception, a result is generated and written to the destination specified by the instruction causing the exception. The result may be a different value for the enabled and disabled conditions for some of these exceptions. The kinds of exception that deliver a result are the following:

- Disabled Invalid Operation
- Disabled Zero Divide
- Disabled Overflow
- Disabled Underflow
- Disabled Inexact
- Enabled Overflow
- Enabled Underflow
- Enabled Inexact

Subsequent sections define each of the floating-point exceptions and specify the action that is taken when they are detected.

The IEEE standard specifies the handling of exceptional conditions in terms of “traps” and “trap handlers”. In this architecture, an FPSCR exception enable bit of 1 causes generation of the result value specified in the IEEE standard for the “trap enabled” case; the expectation is that the exception will be detected by software, which will revise the result. An FPSCR exception enable bit of 0 causes generation of the “default result” value specified for the “trap disabled” (or “no trap occurs” or “trap is not implemented”) case; the expectation is that the exception will not be detected by software, which will simply use the default result. The result to be delivered in each case for each exception is described in the sections below.

The IEEE default behavior when an exception occurs is to generate a default value and not to notify software. In this architecture, if the IEEE default behavior when an exception occurs is desired for all exceptions, all FPSCR exception enable bits should be set to 0 and Ignore Exceptions Mode (see below) should be used.

In this case the system floating-point enabled exception error handler is not invoked, even if floating-point exceptions occur: software can inspect the FPSCR exception bits if necessary, to determine whether exceptions have occurred.

In this architecture, if software is to be notified that a given kind of exception has occurred, the corresponding FPSCR exception enable bit must be set to 1 and a mode other than Ignore Exceptions Mode must be used. In this case the system floating-point enabled exception error handler is invoked if an enabled floating-point exception occurs. The system floating-point enabled exception error handler is also invoked if a *Move To FPSCR* instruction causes an exception bit and the corresponding enable bit both to be 1; the *Move To FPSCR* instruction is considered to cause the enabled exception.

The FE0 and FE1 bits control whether and how the system floating-point enabled exception error handler is invoked if an enabled floating-point exception occurs. The location of these bits and the requirements for altering them are described in Book III, *PowerPC Operating Environment Architecture*. (The system floating-point enabled exception error handler is never invoked because of a disabled floating-point exception.) The effects of the four possible settings of these bits are as follows.

FE0	FE1	Description
0	0	<b>Ignore Exceptions Mode</b> Floating-point exceptions do not cause the system floating-point enabled exception error handler to be invoked.
0	1	<b>Imprecise Nonrecoverable Mode</b> The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. It may not be possible to identify the excepting instruction or the data that caused the exception. Results produced by the excepting instruction may have been used by or may have affected subsequent instructions that are executed before the error handler is invoked.

**FE0 FE1 Description**

- |   |   |   |
|---|---|---|
| 1 | 0 | <b>Imprecise Recoverable Mode</b><br>The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. Sufficient information is provided to the error handler that it can identify the excepting instruction and the operands, and correct the result. No results produced by the excepting instruction have been used by or have affected subsequent instructions that are executed before the error handler is invoked. |
| 1 | 1 | <b>Precise Mode</b><br>The system floating-point enabled exception error handler is invoked precisely at the instruction that caused the enabled exception.   |

In all cases, the question of whether a floating-point result is stored, and what value is stored, is governed by the FPSCR exception enable bits, as described in subsequent sections, and is not affected by the value of the FE0 and FE1 bits.

In all cases in which the system floating-point enabled exception error handler is invoked, all instructions before the instruction at which the system floating-point enabled exception error handler is invoked have completed, and no instruction after the instruction at which the system floating-point enabled exception error handler is invoked has begun execution. The instruction at which the system floating-point enabled exception error handler is invoked has completed if it is the excepting instruction and there is only one such instruction. Otherwise it has not begun execution (or may have been partially executed in some cases, as described in Book III).

**Programming Note**

In any of the three non-Precise modes, a *Floating-Point Status and Control Register* instruction can be used to force any exceptions, due to instructions initiated before the *Floating-Point Status and Control Register* instruction, to be recorded in the FPSCR. (This forcing is superfluous for Precise Mode.)

In either of the Imprecise modes, a *Floating-Point Status and Control Register* instruction can be used to force any invocations of the system floating-point enabled exception error handler, due to instructions initiated before the *Floating-Point Status and Control Register* instruction, to occur. (This forcing has no effect in Ignore Exceptions Mode, and is superfluous for Precise Mode.)

The last sentence of the paragraph preceding this Programming Note can apply only in the Imprecise modes, or if the mode has just been changed from Ignore Exceptions Mode to some other mode. (It always applies in the latter case.)

In order to obtain the best performance across the widest range of implementations, the programmer should obey the following guidelines.

- If the IEEE default results are acceptable to the application, Ignore Exceptions Mode should be used with all FPSCR exception enable bits set to 0.
- If the IEEE default results are not acceptable to the application, Imprecise Nonrecoverable Mode should be used, or Imprecise Recoverable Mode if recoverability is needed, with FPSCR exception enable bits set to 1 for those exceptions for which the system floating-point enabled exception error handler is to be invoked.
- Ignore Exceptions Mode should not, in general, be used when any FPSCR exception enable bits are set to 1.
- Precise Mode may degrade performance in some implementations, perhaps substantially, and therefore should be used only for debugging and other specialized applications.

## 4.4.1 Invalid Operation Exception

### 4.4.1.1 Definition

An Invalid Operation Exception occurs when an operand is invalid for the specified operation. The invalid operations are:

- Any floating-point operation on a Signaling NaN (SNaN)

- For add or subtract operations, magnitude subtraction of infinities ( $\infty - \infty$ )
- Division of infinity by infinity ( $\infty \div \infty$ )
- Division of zero by zero ( $0 \div 0$ )
- Multiplication of infinity by zero ( $\infty \times 0$ )
- Ordered comparison involving a NaN (Invalid Compare)
- Square root or reciprocal square root of a negative (and nonzero) number (Invalid Square Root)
- Integer convert involving a number too large in magnitude to be represented in the target format, or involving an infinity or a NaN (Invalid Integer Convert)

An Invalid Operation Exception also occurs when an **mtfsfi**, **mtfsf**, or **mtfsb1** instruction is executed that sets  $\text{FPSCR}_{\text{VXSOFT}}$  to 1 (Software-Defined Condition).

#### 4.4.1.2 Action

The action to be taken depends on the setting of the Invalid Operation Exception Enable bit of the FPSCR.

When Invalid Operation Exception is enabled ( $\text{FPSCR}_{\text{VE}}=1$ ) and an Invalid Operation Exception occurs, the following actions are taken:

1. One or two Invalid Operation Exceptions are set
 

$\text{FPSCR}_{\text{VXSNAN}}$	(if SNaN)
$\text{FPSCR}_{\text{VXISI}}$	(if $\infty - \infty$ )
$\text{FPSCR}_{\text{VXIDI}}$	(if $\infty \div \infty$ )
$\text{FPSCR}_{\text{VXZDZ}}$	(if $0 \div 0$ )
$\text{FPSCR}_{\text{VXIMZ}}$	(if $\infty \times 0$ )
$\text{FPSCR}_{\text{VXVC}}$	(if invalid comp)
$\text{FPSCR}_{\text{VXSOFT}}$	(if sfw-def cond)
$\text{FPSCR}_{\text{VXSQRT}}$	(if invalid sqrt)
$\text{FPSCR}_{\text{VXCVI}}$	(if invalid int cvrt)
2. If the operation is an arithmetic, *Floating Round to Single-Precision*, or convert to integer operation, the target FPR is unchanged  
 $\text{FPSCR}_{\text{FR FI}}$  are set to zero  
 $\text{FPSCR}_{\text{FPRF}}$  is unchanged
3. If the operation is a compare,  
 $\text{FPSCR}_{\text{FR FI C}}$  are unchanged  
 $\text{FPSCR}_{\text{FPCC}}$  is set to reflect unordered
4. If an **mtfsfi**, **mtfsf**, or **mtfsb1** instruction is executed that sets  $\text{FPSCR}_{\text{VXSOFT}}$  to 1,  
 The FPSCR is set as specified in the instruction description.

When Invalid Operation Exception is disabled ( $\text{FPSCR}_{\text{VE}}=0$ ) and an Invalid Operation Exception occurs, the following actions are taken:

1. One or two Invalid Operation Exceptions are set
 

$\text{FPSCR}_{\text{VXSNAN}}$	(if SNaN)
$\text{FPSCR}_{\text{VXISI}}$	(if $\infty - \infty$ )
$\text{FPSCR}_{\text{VXIDI}}$	(if $\infty \div \infty$ )
$\text{FPSCR}_{\text{VXZDZ}}$	(if $0 \div 0$ )

$\text{FPSCR}_{\text{VXIMZ}}$	(if $\infty \times 0$ )
$\text{FPSCR}_{\text{VXVC}}$	(if invalid comp)
$\text{FPSCR}_{\text{VXSOFT}}$	(if sfw-def cond)
$\text{FPSCR}_{\text{VXSQRT}}$	(if invalid sqrt)
$\text{FPSCR}_{\text{VXCVI}}$	(if invalid int cvrt)

2. If the operation is an arithmetic or *Floating Round to Single-Precision* operation, the target FPR is set to a Quiet NaN  
 $\text{FPSCR}_{\text{FR FI}}$  are set to zero  
 $\text{FPSCR}_{\text{FPRF}}$  is set to indicate the class of the result (Quiet NaN)
3. If the operation is a convert to 64-bit integer operation,  
 the target FPR is set as follows:  
 FRT is set to the most positive 64-bit integer if the operand in FRB is a positive number or  $+\infty$ , and to the most negative 64-bit integer if the operand in FRB is a negative number,  $-\infty$ , or NaN  
 $\text{FPSCR}_{\text{RFR FI}}$  are set to zero  
 $\text{FPSCR}_{\text{RFPREF}}$  is undefined
4. If the operation is a convert to 32-bit integer operation,  
 the target FPR is set as follows:  
 $\text{FRT}_{0:31} \leftarrow \text{undefined}$   
 $\text{FRT}_{32:63}$  are set to the most positive 32-bit integer if the operand in FRB is a positive number or  $+\infty$ , and to the most negative 32-bit integer if the operand in FRB is a negative number,  $-\infty$ , or NaN  
 $\text{FPSCR}_{\text{RFR FI}}$  are set to zero  
 $\text{FPSCR}_{\text{RFPREF}}$  is undefined
5. If the operation is a compare,  
 $\text{FPSCR}_{\text{RFR FI C}}$  are unchanged  
 $\text{FPSCR}_{\text{FPCC}}$  is set to reflect unordered
6. If an **mtfsfi**, **mtfsf**, or **mtfsb1** instruction is executed that sets  $\text{FPSCR}_{\text{VXSOFT}}$  to 1,  
 The FPSCR is set as specified in the instruction description.

## 4.4.2 Zero Divide Exception

### 4.4.2.1 Definition

A Zero Divide Exception occurs when a *Divide* instruction is executed with a zero divisor value and a finite nonzero dividend value. It also occurs when a *Reciprocal Estimate* instruction (**fre[s]** or **frsqste[s]**) is executed with an operand value of zero.

### 4.4.2.2 Action

The action to be taken depends on the setting of the Zero Divide Exception Enable bit of the FPSCR.

When Zero Divide Exception is enabled ( $\text{FPSCR}_{\text{ZE}}=1$ ) and a Zero Divide Exception occurs, the following actions are taken:

1. Zero Divide Exception is set  
 $FPSCR_{ZX} \leftarrow 1$
2. The target FPR is unchanged
3.  $FPSCR_{FR FI}$  are set to zero
4.  $FPSCR_{FPRF}$  is unchanged

When Zero Divide Exception is disabled ( $FPSCR_{ZE}=0$ ) and a Zero Divide Exception occurs, the following actions are taken:

1. Zero Divide Exception is set  
 $FPSCR_{ZX} \leftarrow 1$
2. The target FPR is set to  $\pm$  Infinity, where the sign is determined by the XOR of the signs of the operands
3.  $FPSCR_{FR FI}$  are set to zero
4.  $FPSCR_{FPRF}$  is set to indicate the class and sign of the result ( $\pm$  Infinity)

### 4.4.3 Overflow Exception

#### 4.4.3.1 Definition

An Overflow Exception occurs when the magnitude of what would have been the rounded result if the exponent range were unbounded exceeds that of the largest finite number of the specified result precision.

#### 4.4.3.2 Action

The action to be taken depends on the setting of the Overflow Exception Enable bit of the FPSCR.

When Overflow Exception is enabled ( $FPSCR_{OE}=1$ ) and an Overflow Exception occurs, the following actions are taken:

1. Overflow Exception is set  
 $FPSCR_{OX} \leftarrow 1$
2. For double-precision arithmetic instructions, the exponent of the normalized intermediate result is adjusted by subtracting 1536
3. For single-precision arithmetic instructions and the *Floating Round to Single-Precision* instruction, the exponent of the normalized intermediate result is adjusted by subtracting 192
4. The adjusted rounded result is placed into the target FPR
5.  $FPSCR_{FPRF}$  is set to indicate the class and sign of the result ( $\pm$  Normal Number)

When Overflow Exception is disabled ( $FPSCR_{OE}=0$ ) and an Overflow Exception occurs, the following actions are taken:

1. Overflow Exception is set  
 $FPSCR_{OX} \leftarrow 1$
2. Inexact Exception is set  
 $FPSCR_{XX} \leftarrow 1$

3. The result is determined by the rounding mode ( $FPSCR_{RN}$ ) and the sign of the intermediate result as follows:

- Round to Nearest  
Store  $\pm$  Infinity, where the sign is the sign of the intermediate result
- Round toward Zero  
Store the format's largest finite number with the sign of the intermediate result
- Round toward + Infinity  
For negative overflow, store the format's most negative finite number; for positive overflow, store +Infinity
- Round toward - Infinity  
For negative overflow, store -Infinity; for positive overflow, store the format's largest finite number

4. The result is placed into the target FPR
5.  $FPSCR_{FR}$  is undefined
6.  $FPSCR_{FI}$  is set to 1
7.  $FPSCR_{FPRF}$  is set to indicate the class and sign of the result ( $\pm$  Infinity or  $\pm$  Normal Number)

### 4.4.4 Underflow Exception

#### 4.4.4.1 Definition

Underflow Exception is defined separately for the enabled and disabled states:

- Enabled:  
Underflow occurs when the intermediate result is "Tiny".
- Disabled:  
Underflow occurs when the intermediate result is "Tiny" and there is "Loss of Accuracy".

A "Tiny" result is detected before rounding, when a non-zero intermediate result computed as though both the precision and the exponent range were unbounded would be less in magnitude than the smallest normalized number.

If the intermediate result is "Tiny" and Underflow Exception is disabled ( $FPSCR_{UE}=0$ ) then the intermediate result is denormalized (see Section 4.3.4, "Normalization and Denormalization" on page 92) and rounded (see Section 4.3.6, "Rounding" on page 93) before being placed into the target FPR.

"Loss of Accuracy" is detected when the delivered result value differs from what would have been computed were both the precision and the exponent range unbounded.

#### 4.4.4.2 Action

The action to be taken depends on the setting of the Underflow Exception Enable bit of the FPSCR.

When Underflow Exception is enabled ( $\text{FPSCR}_{\text{UE}}=1$ ) and an Underflow Exception occurs, the following actions are taken:

1. Underflow Exception is set  
 $\text{FPSCR}_{\text{UX}} \leftarrow 1$
2. For double-precision arithmetic instructions, the exponent of the normalized intermediate result is adjusted by adding 1536
3. For single-precision arithmetic instructions and the *Floating Round to Single-Precision* instruction, the exponent of the normalized intermediate result is adjusted by adding 192
4. The adjusted rounded result is placed into the target FPR
5.  $\text{FPSCR}_{\text{FPRF}}$  is set to indicate the class and sign of the result ( $\pm$  Normalized Number)

#### Programming Note

The FR and FI bits are provided to allow the system floating-point enabled exception error handler, when invoked because of an Underflow Exception, to simulate a “trap disabled” environment. That is, the FR and FI bits allow the system floating-point enabled exception error handler to unround the result, thus allowing the result to be denormalized.

When Underflow Exception is disabled ( $\text{FPSCR}_{\text{UE}}=0$ ) and an Underflow Exception occurs, the following actions are taken:

1. Underflow Exception is set  
 $\text{FPSCR}_{\text{UX}} \leftarrow 1$
2. The rounded result is placed into the target FPR
3.  $\text{FPSCR}_{\text{FPRF}}$  is set to indicate the class and sign of the result ( $\pm$  Normalized Number,  $\pm$  Denormalized Number, or  $\pm$  Zero)

## 4.4.5 Inexact Exception

### 4.4.5.1 Definition

An Inexact Exception occurs when one of two conditions occur during rounding:

1. The rounded result differs from the intermediate result assuming both the precision and the exponent range of the intermediate result to be unbounded. In this case the result is said to be inexact. (If the rounding causes an enabled Overflow Exception or an enabled Underflow Exception, an Inexact Exception also occurs only if the significands of the rounded result and the intermediate result differ.)
2. The rounded result overflows and Overflow Exception is disabled.

### 4.4.5.2 Action

The action to be taken does not depend on the setting of the Inexact Exception Enable bit of the FPSCR.

When an Inexact Exception occurs, the following actions are taken:

1. Inexact Exception is set  
 $\text{FPSCR}_{\text{XX}} \leftarrow 1$
2. The rounded or overflowed result is placed into the target FPR
3.  $\text{FPSCR}_{\text{FPRF}}$  is set to indicate the class and sign of the result

#### Programming Note

In some implementations, enabling Inexact Exceptions may degrade performance more than does enabling other types of floating-point exception.

## 4.5 Floating-Point Execution Models

All implementations of this architecture must provide the equivalent of the following execution models to ensure that identical results are obtained.

Special rules are provided in the definition of the computational instructions for the infinities, denormalized numbers and NaNs. The material in the remainder of this section applies to instructions that have numeric operands and a numeric result (i.e., operands and result that are not infinities or NaNs), and that cause no exceptions. See Section 4.3.2, “Value Representation” on page 90 and Section 4.4, “Floating-Point Exceptions” on page 94 for the cases not covered here.

Although the double format specifies an 11-bit exponent, exponent arithmetic makes use of two additional bits to avoid potential transient overflow conditions. One extra bit is required when denormalized double-precision numbers are prenormalized. The second bit is required to permit the computation of the adjusted exponent value in the following cases when the corresponding exception enable bit is 1:

- Underflow during multiplication using a denormalized operand.
- Overflow during division using a denormalized divisor.

The IEEE standard includes 32-bit and 64-bit arithmetic. The standard requires that single-precision arithmetic be provided for single-precision operands. The standard permits double-precision floating-point operations to have either (or both) single-precision or double-precision operands, but states that single-precision floating-point operations should not accept double-precision operands. The PowerPC Architecture follows these guidelines; double-precision arithmetic instructions can have operands of either or both precisions, while single-precision arithmetic instructions require all operands to be single-precision. Double-precision arithmetic instructions and *fcfid* produce double-precision values, while single-precision arithmetic instructions produce single-precision values.

For arithmetic instructions, conversions from double-precision to single-precision must be done explicitly by software, while conversions from single-precision to double-precision are done implicitly.

### 4.5.1 Execution Model for IEEE Operations

The following description uses 64-bit arithmetic as an example. 32-bit arithmetic is similar except that the FRACTION is a 23-bit field, and the single-precision Guard, Round, and Sticky bits (described in this section) are logically adjacent to the 23-bit FRACTION field.

IEEE-conforming significand arithmetic is considered to be performed with a floating-point accumulator having the following format, where bits 0:55 comprise the significand of the intermediate result.




Figure 35. IEEE 64-bit execution model

The S bit is the sign bit.

The C bit is the carry bit, which captures the carry out of the significand.

The L bit is the leading unit bit of the significand, which receives the implicit bit from the operand.

The FRACTION is a 52-bit field that accepts the fraction of the operand.

The Guard (G), Round (R), and Sticky (X) bits are extensions to the low-order bits of the accumulator. The G and R bits are required for postnormalization of the result. The G, R, and X bits are required during rounding to determine if the intermediate result is equally near the two nearest representable values. The X bit serves as an extension to the G and R bits by representing the logical OR of all bits that may appear to the low-order side of the R bit, due either to shifting the accumulator right or to other generation of low-order result bits. The G and R bits participate in the left shifts with zeros being shifted into the R bit. Figure 36 shows the significance of the G, R, and X bits with respect to the intermediate result (IR), the representable number next lower in magnitude (NL), and the representable number next higher in magnitude (NH).

G R X	Interpretation
0 0 0	IR is exact
0 0 1	IR closer to NL
0 1 0	
0 1 1	
1 0 0	IR midway between NL and NH
1 0 1	IR closer to NH
1 1 0	
1 1 1	

Figure 36. Interpretation of G, R, and X bits

Figure 37 shows the positions of the Guard, Round, and Sticky bits for double-precision and single-precision floating-point numbers relative to the accumulator illustrated in Figure 35.

Format	Guard	Round	Sticky
Double	G bit	R bit	X bit
Single	24	25	OR of 26:52, G, R, X

**Figure 37. Location of the Guard, Round, and Sticky bits in the IEEE execution model**

The significand of the intermediate result is prepared for rounding by shifting its contents right, if required, until the least significant bit to be retained is in the low-order bit position of the fraction. Four user-selectable rounding modes are provided through  $FPSCR_{RN}$  as described in Section 4.3.6, “Rounding” on page 93. Using Z1 and Z2 as defined on page 93, the rules for rounding in each mode are as follows.

■ **Round to Nearest**

**Guard bit = 0**

The result is truncated. (Result exact (GRX = 000) or closest to next lower value in magnitude (GRX = 001, 010, or 011))

**Guard bit = 1**

Depends on Round and Sticky bits:

**Case a**

If the Round or Sticky bit is 1 (inclusive), the result is incremented. (Result closest to next higher value in magnitude (GRX = 101, 110, or 111))

**Case b**

If the Round and Sticky bits are 0 (result midway between closest representable values), then if the low-order bit of the result is 1 the result is incremented. Otherwise (the low-order bit of the result is 0) the result is truncated (this is the case of a tie rounded to even).

■ **Round toward Zero**

Choose the smaller in magnitude of Z1 or Z2. If the Guard, Round, or Sticky bit is nonzero, the result is inexact.

■ **Round toward + Infinity**

Choose Z1.

■ **Round toward - Infinity**

Choose Z2.

If rounding results in a carry into C, the significand is shifted right one position and the exponent is incremented by one. This yields an inexact result, and possibly also exponent overflow. If any of the Guard, Round, or Sticky bits is nonzero, then the result is also inexact. Fraction bits are stored to the target FPR. For *Floating Round to Single-Precision*, and single-precision arithmetic instructions, low-order zeros must be appended as appropriate to fill out the double-precision fraction.

For rounding, the conceptual Guard, Round, and Sticky bits are defined in terms of accumulator bits. Figure 39 shows the positions of the Guard, Round, and Sticky

## 4.5.2 Execution Model for Multiply-Add Type Instructions

The PowerPC Architecture provides a special form of instruction that performs up to three operations in one instruction (a multiplication, an addition, and a negation). With this added capability comes the special ability to produce a more exact intermediate result as input to the rounder. 32-bit arithmetic is similar except that the FRACTION field is smaller.

Multiply-add significand arithmetic is considered to be performed with a floating-point accumulator having the following format, where bits 0:106 comprise the significand of the intermediate result.

S	C	L	FRACTION										X'	
0	1	2	3											106

**Figure 38. Multiply-add 64-bit execution model**

The first part of the operation is a multiplication. The multiplication has two 53-bit significands as inputs, which are assumed to be prenormalized, and produces a result conforming to the above model. If there is a carry out of the significand (into the C bit), then the significand is shifted right one position, shifting the L bit (leading unit bit) into the most significant bit of the FRACTION and shifting the C bit (carry out) into the L bit. All 106 bits (L bit, the FRACTION) of the product take part in the add operation. If the exponents of the two inputs to the adder are not equal, the significand of the operand with the smaller exponent is aligned (shifted) to the right by an amount that is added to that exponent to make it equal to the other input's exponent. Zeros are shifted into the left of the significand as it is aligned and bits shifted out of bit 105 of the significand are ORed into the X' bit. The add operation also produces a result conforming to the above model with the X' bit taking part in the add operation.

The result of the addition is then normalized, with all bits of the addition result, except the X' bit, participating in the shift. The normalized result serves as the intermediate result that is input to the rounder.

For rounding, the conceptual Guard, Round, and Sticky bits are defined in terms of accumulator bits. Figure 39 shows the positions of the Guard, Round, and Sticky

bits for double-precision and single-precision floating-point numbers in the multiply-add execution model.

Format	Guard	Round	Sticky
Double	53	54	OR of 55:105, X'
Single	24	25	OR of 26:105, X'

**Figure 39. Location of the Guard, Round, and Sticky bits in the multiply-add execution model**

The rules for rounding the intermediate result are the same as those given in Section 4.5.1, "Execution Model for IEEE Operations".

If the instruction is *Floating Negative Multiply-Add* or *Floating Negative Multiply-Subtract*, the final result is negated.



## 4.6 Floating-Point Processor Instructions

### 4.6.1 Floating-Point Storage Access Instructions

The *Storage Access* instructions compute the effective address (EA) of the storage to be accessed as described in Section 1.12.2, “Effective Address Calculation” on page 15.

#### Programming Note

The *la* extended mnemonic permits computing an effective address as a *Load* or *Store* instruction would, but loads the address itself into a GPR rather than loading the value that is in storage at that address. This extended mnemonic is described in Section B.9, “Miscellaneous Mnemonics” on page 162.

#### 4.6.1.1 Storage Access Exceptions

Storage accesses will cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (*Store* only), or if the program attempts to access storage that is unavailable.

### 4.6.2 Floating-Point Load Instructions

There are two basic forms of load instruction: single-precision and double-precision. Because the FPRs support only floating-point double format, single-precision *Load Floating-Point* instructions convert single-precision data to double format prior to loading the operand into the target FPR. The conversion and loading steps are as follows.

Let  $WORD_{0:31}$  be the floating-point single-precision operand accessed from storage.

#### Normalized Operand

if  $WORD_{1:8} > 0$  and  $WORD_{1:8} < 255$  then

$$\begin{aligned} FRT_{0:1} &\leftarrow WORD_{0:1} \\ FRT_2 &\leftarrow \neg WORD_1 \\ FRT_3 &\leftarrow \neg WORD_1 \\ FRT_4 &\leftarrow \neg WORD_1 \\ FRT_{5:63} &\leftarrow WORD_{2:31} \parallel {}^{29}0 \end{aligned}$$

#### Denormalized Operand

if  $WORD_{1:8} = 0$  and  $WORD_{9:31} \neq 0$  then

$$\begin{aligned} sign &\leftarrow WORD_0 \\ exp &\leftarrow -126 \\ frac_{0:52} &\leftarrow 0b0 \parallel WORD_{9:31} \parallel {}^{29}0 \\ \text{normalize the operand} \\ \text{do while } frac_0 &= 0 \\ frac &\leftarrow frac_{1:52} \parallel 0b0 \end{aligned}$$

$$\begin{aligned} exp &\leftarrow exp - 1 \\ FRT_0 &\leftarrow sign \\ FRT_{1:11} &\leftarrow exp + 1023 \\ FRT_{12:63} &\leftarrow frac_{1:52} \end{aligned}$$

#### Zero / Infinity / NaN

if  $WORD_{1:8} = 255$  or  $WORD_{1:31} = 0$  then

$$\begin{aligned} FRT_{0:1} &\leftarrow WORD_{0:1} \\ FRT_2 &\leftarrow WORD_1 \\ FRT_3 &\leftarrow WORD_1 \\ FRT_4 &\leftarrow WORD_1 \\ FRT_{5:63} &\leftarrow WORD_{2:31} \parallel {}^{29}0 \end{aligned}$$

For double-precision *Load Floating-Point* instructions no conversion is required, as the data from storage are copied directly into the FPR.

Many of the *Load Floating-Point* instructions have an “update” form, in which register RA is updated with the effective address. For these forms, if  $RA \neq 0$ , the effective address is placed into register RA and the storage element (word or doubleword) addressed by EA is loaded into FRT.

**Note:** Recall that RA and RB denote General Purpose Registers, while FRT denotes a Floating-Point Register.

**Load Floating-Point Single D-form**

lfs FRT,D(RA)

48	FRT	RA	D
0	6	11	16 31

if RA = 0 then b ← 0  
 else b ← (RA)  
 EA ← b + EXTS(D)  
 FRT ← DOUBLE(MEM(EA, 4))

Let the effective address (EA) be the sum (RA|0)+D.

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 103) and placed into register FRT.

**Special Registers Altered:**

None

**Load Floating-Point Single with Update D-form**

lfsu FRT,D(RA)

49	FRT	RA	D
0	6	11	16 31

EA ← (RA) + EXTS(D)  
 FRT ← DOUBLE(MEM(EA, 4))  
 RA ← EA

Let the effective address (EA) be the sum (RA)+D.

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 103) and placed into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**

None

**Load Floating-Point Single Indexed X-form**

lfsx FRT,RA,RB

31	FRT	RA	RB	535	/
0	6	11	16	21	31

if RA = 0 then b ← 0  
 else b ← (RA)  
 EA ← b + (RB)  
 FRT ← DOUBLE(MEM(EA, 4))

Let the effective address (EA) be the sum (RA|0)+(RB).

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 103) and placed into register FRT.

**Special Registers Altered:**

None

**Load Floating-Point Single with Update Indexed X-form**

lfsux FRT,RA,RB

31	FRT	RA	RB	567	/
0	6	11	16	21	31

EA ← (RA) + (RB)  
 FRT ← DOUBLE(MEM(EA, 4))  
 RA ← EA

Let the effective address (EA) be the sum (RA)+(RB).

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 103) and placed into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**

None

**Load Floating-Point Double D-form**

lfd FRT,D(RA)

50	FRT	RA	D
0	6	11	16 31

if RA = 0 then b  $\leftarrow$  0  
else b  $\leftarrow$  (RA)  
EA  $\leftarrow$  b + EXTS(D)  
FRT  $\leftarrow$  MEM(EA, 8)

Let the effective address (EA) be the sum (RA|0)+D.

The doubleword in storage addressed by EA is placed into register FRT.

**Special Registers Altered:**  
None

**Load Floating-Point Double with Update D-form**

lfdu FRT,D(RA)

51	FRT	RA	D
0	6	11	16 31

EA  $\leftarrow$  (RA) + EXTS(D)  
FRT  $\leftarrow$  MEM(EA, 8)  
RA  $\leftarrow$  EA

Let the effective address (EA) be the sum (RA)+D.

The doubleword in storage addressed by EA is placed into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**  
None

**Load Floating-Point Double Indexed X-form**

lfdx FRT,RA,RB

31	FRT	RA	RB	599	/
0	6	11	16	21	31

if RA = 0 then b  $\leftarrow$  0  
else b  $\leftarrow$  (RA)  
EA  $\leftarrow$  b + (RB)  
FRT  $\leftarrow$  MEM(EA, 8)

Let the effective address (EA) be the sum (RA|0)+(RB).

The doubleword in storage addressed by EA is placed into register FRT.

**Special Registers Altered:**  
None

**Load Floating-Point Double with Update Indexed X-form**

lfdx FRT,RA,RB

31	FRT	RA	RB	631	/
0	6	11	16	21	31

EA  $\leftarrow$  (RA) + (RB)  
FRT  $\leftarrow$  MEM(EA, 8)  
RA  $\leftarrow$  EA

Let the effective address (EA) be the sum (RA)+(RB).

The doubleword in storage addressed by EA is placed into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**  
None

### 4.6.3 Floating-Point Store Instructions

There are three basic forms of store instruction: single-precision, double-precision, and integer. The integer form is provided by the *Store Floating-Point as Integer Word* instruction, described on page 109. Because the FPRs support only floating-point double format for floating-point data, single-precision *Store Floating-Point* instructions convert double-precision data to single format prior to storing the operand into storage. The conversion steps are as follows.

Let  $WORD_{0:31}$  be the word in storage written to.

**No Denormalization Required (includes Zero / Infinity / NaN)**

if  $FRS_{1:11} > 896$  or  $FRS_{1:63} = 0$  then  
 $WORD_{0:1} \leftarrow FRS_{0:1}$   
 $WORD_{2:31} \leftarrow FRS_{5:34}$

**Denormalization Required**

if  $874 \leq FRS_{1:11} \leq 896$  then  
 $sign \leftarrow FRS_0$   
 $exp \leftarrow FRS_{1:11} - 1023$   
 $frac \leftarrow 0b1 \parallel FRS_{12:63}$   
denormalize operand  
do while  $exp < -126$   
 $frac \leftarrow 0b0 \parallel frac_{0:62}$   
 $exp \leftarrow exp + 1$   
 $WORD_0 \leftarrow sign$   
 $WORD_{1:8} \leftarrow 0x00$   
 $WORD_{9:31} \leftarrow frac_{1:23}$   
else  $WORD \leftarrow \text{undefined}$

Notice that if the value to be stored by a single-precision *Store Floating-Point* instruction is larger in magnitude than the maximum number representable in single format, the first case above (No Denormalization Required) applies. The result stored in WORD is then a well-defined value, but is not numerically equal to the

value in the source register (i.e., the result of a single-precision *Load Floating-Point* from WORD will not compare equal to the contents of the original source register).

For double-precision *Store Floating-Point* instructions and for the *Store Floating-Point as Integer Word* instruction no conversion is required, as the data from the FPR are copied directly into storage.

Many of the *Store Floating-Point* instructions have an “update” form, in which register RA is updated with the effective address. For these forms, if  $RA \neq 0$ , the effective address is placed into register RA.

**Note:** Recall that RA and RB denote General Purpose Registers, while FRS denotes a Floating-Point Register.

**Store Floating-Point Single D-form**

stfs          FRS,D(RA)

52	FRS	RA	D
0	6	11	16
			31

if RA = 0 then b  $\leftarrow$  0  
 else            b  $\leftarrow$  (RA)  
 EA  $\leftarrow$  b + EXTS(D)  
 MEM(EA, 4)  $\leftarrow$  SINGLE((FRS))

Let the effective address (EA) be the sum (RA|0)+D.

The contents of register FRS are converted to single format (see page 106) and stored into the word in storage addressed by EA.

**Special Registers Altered:**

None

**Store Floating-Point Single with Update D-form**

stfsu          FRS,D(RA)

53	FRS	RA	D
0	6	11	16
			31

EA  $\leftarrow$  (RA) + EXTS(D)  
 MEM(EA, 4)  $\leftarrow$  SINGLE((FRS))  
 RA  $\leftarrow$  EA

Let the effective address (EA) be the sum (RA)+D.

The contents of register FRS are converted to single format (see page 106) and stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**

None

**Store Floating-Point Single Indexed X-form**

stfsx          FRS,RA,RB

31	FRS	RA	RB	663	/
0	6	11	16	21	31

if RA = 0 then b  $\leftarrow$  0  
 else            b  $\leftarrow$  (RA)  
 EA  $\leftarrow$  b + (RB)  
 MEM(EA, 4)  $\leftarrow$  SINGLE((FRS))

Let the effective address (EA) be the sum (RA|0)+(RB).

The contents of register FRS are converted to single format (see page 106) and stored into the word in storage addressed by EA.

**Special Registers Altered:**

None

**Store Floating-Point Single with Update Indexed X-form**

stfsux          FRS,RA,RB

31	FRS	RA	RB	695	/
0	6	11	16	21	31

EA  $\leftarrow$  (RA) + (RB)  
 MEM(EA, 4)  $\leftarrow$  SINGLE((FRS))  
 RA  $\leftarrow$  EA

Let the effective address (EA) be the sum (RA)+(RB).

The contents of register FRS are converted to single format (see page 106) and stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**

None

**Store Floating-Point Double D-form**

stfd            FRS,D(RA)

54	FRS	RA	D
0	6	11	16 31

if RA = 0 then b  $\leftarrow$  0  
 else            b  $\leftarrow$  (RA)  
 EA  $\leftarrow$  b + EXTS(D)  
 MEM(EA, 8)  $\leftarrow$  (FRS)

Let the effective address (EA) be the sum (RA|0)+D.

The contents of register FRS are stored into the doubleword in storage addressed by EA.

**Special Registers Altered:**

None

**Store Floating-Point Double with Update D-form**

stfdu            FRS,D(RA)

55	FRS	RA	D
0	6	11	16 31

EA  $\leftarrow$  (RA) + EXTS(D)  
 MEM(EA, 8)  $\leftarrow$  (FRS)  
 RA  $\leftarrow$  EA

Let the effective address (EA) be the sum (RA)+D.

The contents of register FRS are stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**

None

**Store Floating-Point Double Indexed X-form**

stfdx            FRS,RA,RB

31	FRS	RA	RB	727	/
0	6	11	16	21	31

if RA = 0 then b  $\leftarrow$  0  
 else            b  $\leftarrow$  (RA)  
 EA  $\leftarrow$  b + (RB)  
 MEM(EA, 8)  $\leftarrow$  (FRS)

Let the effective address (EA) be the sum (RA|0)+(RB).

The contents of register FRS are stored into the doubleword in storage addressed by EA.

**Special Registers Altered:**

None

**Store Floating-Point Double with Update Indexed X-form**

stfdux            FRS,RA,RB

31	FRS	RA	RB	759	/
0	6	11	16	21	31

EA  $\leftarrow$  (RA) + (RB)  
 MEM(EA, 8)  $\leftarrow$  (FRS)  
 RA  $\leftarrow$  EA

Let the effective address (EA) be the sum (RA)+(RB).

The contents of register FRS are stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

**Special Registers Altered:**

None

**Store Floating-Point as Integer Word Indexed X-form**

stfiwx      FRS,RA,RB

31	FRS	RA	RB	983	/
0	6	11	16	21	31

```
if RA = 0 then b ← 0
else          b ← (RA)
EA ← b + (RB)
MEM(EA, 4) ← (FRS)32:63
MEMtag(EA, 4) ← 0
```

Let the effective address (EA) be the sum (RA|0)+(RB).

The contents of the low-order 32 bits of register FRS are stored, without conversion, into the word in storage addressed by EA.

If the contents of register FRS were produced, either directly or indirectly, by a *Load Floating-Point Single* instruction, a single-precision *Arithmetic* instruction, or **frsp**, then the value stored is undefined. (The contents of register FRS are produced directly by such an instruction if FRS is the target register for the instruction. The contents of register FRS are produced indirectly by such an instruction if FRS is the final target register of a sequence of one or more *Floating-Point Move* instructions, with the input to the sequence having been produced directly by such an instruction.)

**Special Registers Altered:**

None





## 4.6.5 Floating-Point Arithmetic Instructions

### 4.6.5.1 Floating-Point Elementary Arithmetic Instructions

#### *Floating Add [Single] A-form*

fadd        FRT,FRA,FRB                      (Rc=0)  
fadd.       FRT,FRA,FRB                      (Rc=1)

[POWER mnemonics: fa, fa.]

63	FRT	FRA	FRB	///	21	Rc
0	6	11	16	21	26	31

fadds       FRT,FRA,FRB                      (Rc=0)  
fadds.      FRT,FRA,FRB                      (Rc=1)

59	FRT	FRA	FRB	///	21	Rc
0	6	11	16	21	26	31

The floating-point operand in register FRA is added to the floating-point operand in register FRB.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

If a carry occurs, the sum's significand is shifted right one bit position and the exponent is increased by one.

FPSCR<sub>FPRF</sub> is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR<sub>VE</sub>=1.

#### **Special Registers Altered:**

FPRF FR FI  
FX OX UX XX  
VXSNAN VXISI  
CR1    (if Rc=1)

#### *Floating Subtract [Single] A-form*

fsub        FRT,FRA,FRB                      (Rc=0)  
fsub.       T,FRA,FRB                        (Rc=1)

[POWER mnemonics: fs, fs.]

63	FRT	FRA	FRB	///	20	Rc
0	6	11	16	21	26	31

fsubs       FRT,FRA,FRB                      (Rc=0)  
fsubs.      FRT,FRA,FRB                      (Rc=1)

59	FRT	FRA	FRB	///	20	Rc
0	6	11	16	21	26	31

The floating-point operand in register FRB is subtracted from the floating-point operand in register FRA.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

The execution of the Floating Subtract instruction is identical to that of Floating Add, except that the contents of FRB participate in the operation with the sign bit (bit 0) inverted.

FPSCR<sub>FPRF</sub> is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR<sub>VE</sub>=1.

#### **Special Registers Altered:**

FPRF FR FI  
FX OX UX XX  
VXSNAN VXISI  
CR1    (if Rc=1)

**Floating Multiply [Single] A-form**

fmul FRT,FRA,FRC (Rc=0)  
 fmul. FRT,FRA,FRC (Rc=1)

[POWER mnemonics: fm, fm.]

63	FRT	FRA	///	FRC	25	Rc
0	6	11	16	21	26	31

fmuls FRT,FRA,FRC (Rc=0)  
 fmuls. FRT,FRA,FRC (Rc=1)

59	FRT	FRA	///	FRC	25	Rc
0	6	11	16	21	26	31

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

Floating-point multiplication is based on exponent addition and multiplication of the significands.

FPSCR<sub>FPRF</sub> is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR<sub>VE</sub>=1.

**Special Registers Altered:**

FPRF FR FI  
 FX OX UX XX  
 VXSNaN VXIMZ  
 CR1 (if Rc=1)

**Floating Divide [Single] A-form**

fdiv FRT,FRA,FRB (Rc=0)  
 fdiv. FRT,FRA,FRB (Rc=1)

[POWER mnemonics: fd, fd.]

63	FRT	FRA	FRB	///	18	Rc
0	6	11	16	21	26	31

fdivs FRT,FRA,FRB (Rc=0)  
 fdivs. FRT,FRA,FRB (Rc=1)

59	FRT	FRA	FRB	///	18	Rc
0	6	11	16	21	26	31

The floating-point operand in register FRA is divided by the floating-point operand in register FRB. The remainder is not supplied as a result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

Floating-point division is based on exponent subtraction and division of the significands.

FPSCR<sub>FPRF</sub> is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR<sub>VE</sub>=1 and Zero Divide Exceptions when FPSCR<sub>ZE</sub>=1.

**Special Registers Altered:**

FPRF FR FI  
 FX OX UX ZX XX  
 VXSNaN VXIDI VXZDZ  
 CR1 (if Rc=1)

### 4.6.5.2 Floating-Point Multiply-Add Instructions

These instructions combine a multiply and an add operation without an intermediate rounding operation. The fraction part of the intermediate product is 106 bits wide (L bit, FRACTION), and all 106 bits take part in the add/subtract portion of the instruction.

Status bits are set as follows.

- Overflow, Underflow, and Inexact Exception bits, the FR and FI bits, and the FPRF field are set

based on the final result of the operation, and not on the result of the multiplication.

- Invalid Operation Exception bits are set as if the multiplication and the addition were performed using two separate instructions (*fmul[s]*), followed by *fadd[s]* or *fsub[s]*. That is, multiplication of infinity by 0 or of anything by an SNaN, and/or addition of an SNaN, cause the corresponding exception bits to be set.

#### Floating Multiply-Add [Single] A-form

fmadd      FRT,FRA,FRC,FRB      (Rc=0)  
fmadd.    FRT,FRA,FRC,FRB      (Rc=1)

[POWER mnemonics: fma, fma.]

63	FRT	FRA	FRB	FRC	29	Rc
0	6	11	16	21	26	31

fmadds    FRT,FRA,FRC,FRB      (Rc=0)  
fmadds.   FRT,FRA,FRC,FRB      (Rc=1)

59	FRT	FRA	FRB	FRC	29	Rc
0	6	11	16	21	26	31

The operation

$$\text{FRT} \leftarrow [(\text{FRA}) \times (\text{FRC})] + (\text{FRB})$$

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is added to this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

FPSCR<sub>FPRF</sub> is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR<sub>VE</sub>=1.

#### Special Registers Altered:

FPRF FR FI  
FX OX UX XX  
VXSNAN VXISI VXIMZ  
CR1 (if Rc=1)

#### Floating Multiply-Subtract [Single] A-form

fmsub      FRT,FRA,FRC,FRB      (Rc=0)  
fmsub.    FRT,FRA,FRC,FRB      (Rc=1)

[POWER mnemonics: fms, fms.]

63	FRT	FRA	FRB	FRC	28	Rc
0	6	11	16	21	26	31

fmsubs    FRT,FRA,FRC,FRB      (Rc=0)  
fmsubs.   FRT,FRA,FRC,FRB      (Rc=1)

59	FRT	FRA	FRB	FRC	28	Rc
0	6	11	16	21	26	31

The operation

$$\text{FRT} \leftarrow [(\text{FRA}) \times (\text{FRC})] - (\text{FRB})$$

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is subtracted from this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

FPSCR<sub>FPRF</sub> is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR<sub>VE</sub>=1.

#### Special Registers Altered:

FPRF FR FI  
FX OX UX XX  
VXSNAN VXISI VXIMZ  
CR1 (if Rc=1)

**Floating Negative Multiply-Add [Single] A-form**

fnmadd FRT,FRA,FRC,FRB (Rc=0)  
 fnmadd. FRT,FRA,FRC,FRB (Rc=1)

[POWER mnemonics: fnma, fnma.]

63	FRT	FRA	FRB	FRC	31	Rc
0	6	11	16	21	26	31

fnmadds FRT,FRA,FRC,FRB (Rc=0)  
 fnmadds. FRT,FRA,FRC,FRB (Rc=1)

59	FRT	FRA	FRB	FRC	31	Rc
0	6	11	16	21	26	31

The operation

$$FRT \leftarrow - ( [(FRA) \times (FRC)] + (FRB) )$$

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is added to this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR, then negated and placed into register FRT.

This instruction produces the same result as would be obtained by using the *Floating Multiply-Add* instruction and then negating the result, with the following exceptions.

- QNaNs propagate with no effect on their “sign” bit.
- QNaNs that are generated as the result of a disabled Invalid Operation Exception have a “sign” bit of 0.
- SNaNs that are converted to QNaNs as the result of a disabled Invalid Operation Exception retain the “sign” bit of the SNaN.

FPSCR<sub>FPRF</sub> is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR<sub>VE</sub>=1.

**Special Registers Altered:**

FPRF FR FI  
 FX OX UX XX  
 VXSNaN VXISI VXIMZ  
 CR1 (if Rc=1)

**Floating Negative Multiply-Subtract [Single] A-form**

fnmsub FRT,FRA,FRC,FRB (Rc=0)  
 fnmsub. FRT,FRA,FRC,FRB (Rc=1)

[POWER mnemonics: fnms, fnms.]

63	FRT	FRA	FRB	FRC	30	Rc
0	6	11	16	21	26	31

fnmsubs FRT,FRA,FRC,FRB (Rc=0)  
 fnmsubs. FRT,FRA,FRC,FRB (Rc=1)

59	FRT	FRA	FRB	FRC	30	Rc
0	6	11	16	21	26	31

The operation

$$FRT \leftarrow - ( [(FRA) \times (FRC)] - (FRB) )$$

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is subtracted from this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR, then negated and placed into register FRT.

This instruction produces the same result as would be obtained by using the *Floating Multiply-Subtract* instruction and then negating the result, with the following exceptions.

- QNaNs propagate with no effect on their “sign” bit.
- QNaNs that are generated as the result of a disabled Invalid Operation Exception have a “sign” bit of 0.
- SNaNs that are converted to QNaNs as the result of a disabled Invalid Operation Exception retain the “sign” bit of the SNaN.

FPSCR<sub>FPRF</sub> is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR<sub>VE</sub>=1.

**Special Registers Altered:**

FPRF FR FI  
 FX OX UX XX  
 VXSNaN VXISI VXIMZ  
 CR1 (if Rc=1)











## 4.6.7 Floating-Point Compare Instructions

The floating-point *Compare* instructions compare the contents of two floating-point registers. Comparison ignores the sign of zero (i.e., regards +0 as equal to -0). The comparison can be ordered or unordered.

The comparison sets one bit in the designated CR field to 1 and the other three to 0. The FPCC is set in the same way.

The CR field and the FPCC are set as follows.

Bit	Name	Description
0	FL	(FRA) < (FRB)
1	FG	(FRA) > (FRB)
2	FE	(FRA) = (FRB)
3	FU	(FRA) ? (FRB) (unordered)

### Floating Compare Unordered X-form

fcmpu BF,FRA,FRB

63	BF	//	FRA	FRB	0	/
0	6	9	11	16	21	31

```

if (FRA) is a NaN or
  (FRB) is a NaN then c ← 0b0001
else if (FRA) < (FRB) then c ← 0b1000
else if (FRA) > (FRB) then c ← 0b0100
else
  c ← 0b0010
FPCC ← c
CR4×BF:4×BF+3 ← c
if (FRA) is an SNaN or
  (FRB) is an SNaN then
  VXSNAN ← 1

```

The floating-point operand in register FRA is compared to the floating-point operand in register FRB. The result of the compare is placed into CR field BF and the FPCC.

If either of the operands is a NaN, either quiet or signaling, then CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN, then VXSNAN is set.

#### Special Registers Altered:

CR field BF  
FPCC  
FX  
VXSNAN

### Floating Compare Ordered X-form

fcmpo BF,FRA,FRB

63	BF	//	FRA	FRB	32	/
0	6	9	11	16	21	31

```

if (FRA) is a NaN or
  (FRB) is a NaN then c ← 0b0001
else if (FRA) < (FRB) then c ← 0b1000
else if (FRA) > (FRB) then c ← 0b0100
else
  c ← 0b0010
FPCC ← c
CR4×BF:4×BF+3 ← c
if (FRA) is an SNaN or
  (FRB) is an SNaN then
  VXSNAN ← 1
  if VE = 0 then VXVC ← 1
else if (FRA) is a QNaN or
  (FRB) is a QNaN then VXVC ← 1

```

The floating-point operand in register FRA is compared to the floating-point operand in register FRB. The result of the compare is placed into CR field BF and the FPCC.

If either of the operands is a NaN, either quiet or signaling, then CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN, then VXSNAN is set and, if Invalid Operation is disabled (VE=0), VXVC is set. If neither operand is a Signaling NaN but at least one operand is a Quiet NaN, then VXVC is set.

#### Special Registers Altered:

CR field BF  
FPCC  
FX  
VXSNAN VXVC



**Move To FPSCR Field Immediate X-form**

mtfsfi      BF,U      (Rc=0)  
mtfsfi.      BF,U      (Rc=1)

63	BF	//	///	U	/	134	Rc
0	6	9	11	16	20	21	31

The value of the U field is placed into FPSCR field BF.

FPSCR<sub>FX</sub> is altered only if BF = 0.

**Special Registers Altered:**

FPSCR field BF  
CR1      (if Rc=1)

**Programming Note**

When FPSCR<sub>0:3</sub> is specified, bits 0 (FX) and 3 (OX) are set to the values of U<sub>0</sub> and U<sub>3</sub> (i.e., even if this instruction causes OX to change from 0 to 1, FX is set from U<sub>0</sub> and not by the usual rule that FX is set to 1 when an exception bit changes from 0 to 1). Bits 1 and 2 (FEX and VX) are set according to the usual rule, given on page 87, and not from U<sub>1:2</sub>.

**Move To FPSCR Fields XFL-form**

mtfsf      FLM,FRB      (Rc=0)  
mtfsf.      FLM,FRB      (Rc=1)

63	/	FLM	/	FRB	711	Rc
0	6	7	15	16	21	31

The contents of bits 32:63 of register FRB are placed into the FPSCR under control of the field mask specified by FLM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range 0-7. If FLM<sub>i</sub>=1 then FPSCR field i (FPSCR bits 4*i*:4*i*+3) is set to the contents of the corresponding field of the low-order 32 bits of register FRB.

FPSCR<sub>FX</sub> is altered only if FLM<sub>0</sub> = 1.

**Special Registers Altered:**

FPSCR fields selected by mask  
CR1      (if Rc=1)

**Programming Note**

Updating fewer than all eight fields of the FPSCR may have substantially poorer performance on some implementations than updating all the fields.

**Programming Note**

When FPSCR<sub>0:3</sub> is specified, bits 0 (FX) and 3 (OX) are set to the values of (FRB)<sub>32</sub> and (FRB)<sub>35</sub> (i.e., even if this instruction causes OX to change from 0 to 1, FX is set from (FRB)<sub>32</sub> and not by the usual rule that FX is set to 1 when an exception bit changes from 0 to 1). Bits 1 and 2 (FEX and VX) are set according to the usual rule, given on page 87, and not from (FRB)<sub>33:34</sub>.

**Move To FPSCR Bit 0 X-form**

mtfsb0      BT      (Rc=0)  
 mtfsb0.    BT      (Rc=1)

63	BT	///	///	70	Rc
0	6	11	16	21	31

Bit BT of the FPSCR is set to 0.

**Special Registers Altered:**

FPSCR bit BT  
 CR1      (if Rc=1)

**Programming Note**

Bits 1 and 2 (FEX and VX) cannot be explicitly reset.

**Move To FPSCR Bit 1 X-form**

mtfsb1      BT      (Rc=0)  
 mtfsb1.    BT      (Rc=1)

63	BT	///	///	38	Rc
0	6	11	16	21	31

Bit BT of the FPSCR is set to 1.

**Special Registers Altered:**

FPSCR bits BT and FX  
 CR1      (if Rc=1)

**Programming Note**

Bits 1 and 2 (FEX and VX) cannot be explicitly set.

## Chapter 5. Optional Facilities and Instructions

---

5.1 Fixed-Point Processor Instructions	124	5.3.3.2 PowerPC Little-Endian Byte Ordering	128
5.1.1 Move To/From System Register Instructions	124	5.3.4 PowerPC Data Addressing in Little-Endian Mode	130
5.2 Floating-Point Processor Instructions	124	5.3.4.1 Individual Aligned Scalars	130
5.2.1 Floating-Point Arithmetic Instructions	125	5.3.4.2 Other Scalars	130
5.2.1.1 Floating-Point Elementary Arithmetic Instructions	125	5.3.4.3 Page Table	131
5.2.2 Floating-Point Select Instruction	126	5.3.5 PowerPC Instruction Addressing in Little-Endian Mode	131
5.3 Little-Endian	127	5.3.6 PowerPC Cache Management Instructions in Little-Endian Mode	133
5.3.1 Byte Ordering	127	5.3.7 PowerPC I/O in Little-Endian Mode	133
5.3.2 Structure Mapping Examples	127	5.3.8 Origin of Endian	133
5.3.2.1 Big-Endian Mapping	127		
5.3.2.2 Little-Endian Mapping	128		
5.3.3 PowerPC Byte Ordering	128		
5.3.3.1 Controlling PowerPC Byte Ordering	128		

---

The facilities and instructions described in this chapter are optional. An implementation may provide all, some, or none of them, except as described in Section 5.2.

## 5.1 Fixed-Point Processor Instructions

### 5.1.1 Move To/From System Register Instructions

The optional versions of the *Move To Condition Register Field* and *Move From Condition Register* instructions move to or from a single CR field.

#### **Move To One Condition Register Field XFX-form**

mtocrf FXM,RS

31	RS	1	FXM	/	144	/
0	6	11	12	20	21	31

```
count ← 0
do i = 0 to 7
  if FXMi = 1 then
    n ← i
    count ← count + 1
if count = 1 then CR4×n:4×n+3 ← (RS)32+4×n:32+4×n+3
else CR ← undefined
```

If exactly one bit of the FXM field is set to 1, let  $n$  be the position of that bit in the field ( $0 \leq n \leq 7$ ). The contents of bits  $32+4 \times n:32+4 \times n+3$  of register RS are placed into CR field  $n$  (CR bits  $4 \times n:4 \times n+3$ ). Otherwise, the contents of the Condition Register are undefined.

#### **Special Registers Altered:**

CR field selected by FXM

#### **Programming Note**

These forms of the *mtocrf* and *mfocrf* instructions are intended to replace the old forms of the instructions (the forms shown in Section 3.3.13), which will eventually be phased out of the architecture. The new forms are backward compatible with most processors that comply with versions of the architecture that precede Version 2.00. On those processors, the new forms are treated as the old forms.

However, on some processors that comply with versions of the architecture that precede Version 2.00 the new forms may be treated as follows:

**mtocrf:** may cause the system illegal instruction error handler to be invoked

**mfocrf:** may copy the contents of an SPR, possibly a privileged SPR, into register RT

## 5.2 Floating-Point Processor Instructions

The optional instructions described in this section are divided into two groups. Additional groups may be defined in the future.

An implementation that claims to support a given group implements all the instructions in the group.

- General Purpose group: *fsqrt*, *fsqrts*
- Graphics group: *fre*, *fres*, *frsqste*, *frsqstes*, *fsel*



### Floating Reciprocal Square Root Estimate [Single] A-form

frsqrte      FRT,FRB      (Rc=0)  
frsqrte.      FRT,FRB      (Rc=1)

63	FRT	///	FRB	///	26	Rc
0	6	11	16	21	26	31

frsqrtes      FRT,FRB      (Rc=0)  
frsqrtes.      FRT,FRB      (Rc=1)

59	FRT	///	FRB	///	26	Rc
0	6	11	16	21	26	31

A estimate of the reciprocal of the square root of the floating-point operand in register FRB is placed into register FRT. The estimate placed into register FRT is correct to a precision of one part in 32 of the reciprocal of the square root of (FRB), i.e.,

$$\text{ABS}\left(\frac{\text{estimate} - 1/(\sqrt{x})}{1/(\sqrt{x})}\right) \leq \frac{1}{32}$$

where x is the initial value in FRB.

Operation with various special values of the operand is summarized below.

Operand	Result	Exception
$-\infty$	QNaN <sup>2</sup>	VXSQRT
$< 0$	QNaN <sup>2</sup>	VXSQRT
$-0$	$-\infty$ <sup>1</sup>	ZX
$+0$	$+\infty$ <sup>1</sup>	ZX
$+\infty$	$+0$	None
SNaN	QNaN <sup>2</sup>	VXSNAN
QNaN	QNaN	None

<sup>1</sup>No result if FPSCR<sub>ZE</sub> = 1.

<sup>2</sup>No result if FPSCR<sub>VE</sub> = 1.

FPSCR<sub>FPRF</sub> is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR<sub>VE</sub>=1 and Zero Divide Exceptions when FPSCR<sub>ZE</sub>=1.

The results of executing this instruction may vary between implementations, and between different executions on the same implementation.

#### Special Registers Altered:

FPRF FR (undefined) FI (undefined)  
FX ZX XX (undefined)  
VXSNAN VXSQRT  
CR1 (if Rc=1)

## 5.2.2 Floating-Point Select Instruction

### Floating Select A-form

fsel      FRT,FRA,FRC,FRB      (Rc=0)  
fsel.      FRT,FRA,FRC,FRB      (Rc=1)

63	FRT	FRA	FRB	FRC	23	Rc
0	6	11	16	21	26	31

if (FRA) ≥ 0.0 then FRT ← (FRC)  
else FRT ← (FRB)

The floating-point operand in register FRA is compared to the value zero. If the operand is greater than or equal to zero, register FRT is set to the contents of register FRC. If the operand is less than zero or is a NaN, register FRT is set to the contents of register FRB. The comparison ignores the sign of zero (i.e., regards +0 as equal to -0).

#### Special Registers Altered:

CR1 (if Rc=1)

#### Programming Note

Examples of uses of this instruction can be found in Sections C.2, "Floating-Point Conversions" on page 170 and C.3, "Floating-Point Selection" on page 172.

**Warning:** Care must be taken in using *fsel* if IEEE compatibility is required, or if the values being tested can be NaNs or infinities; see Section C.3.4, "Notes" on page 172.



## 5.3 Little-Endian

It is computed that eleven Thousand Persons have, at several Times, suffered Death, rather than submit to break their Eggs at the smaller End. Many hundred large Volumes have been published upon this Controversy ....

Jonathan Swift, *Gulliver's Travels*

---

The Little-Endian facility permits a program to access storage using Little-Endian byte ordering.

### 5.3.1 Byte Ordering

If scalars (individual data items and instructions) were indivisible, then there would be no such concept as “byte ordering”. It is meaningless to talk of the “order” of bits or groups of bits within the smallest addressable unit of storage, because nothing can be observed about such order. Only when scalars, which the programmer and processor regard as indivisible quantities, can be made up of more than one addressable unit of storage does the question of “order” arise.

For a machine in which the smallest addressable unit of storage is the 64-bit doubleword, there is no question of the ordering of “bytes” within doublewords. All transfers of individual scalars to and from storage (e.g., between registers and storage) are of doublewords, and the address of the “byte” containing the high-order 8 bits of a scalar is no different from the address of a “byte” containing any other part of the scalar.

For PowerPC, as for most computers currently available, the smallest addressable unit of storage is the 8-bit byte. Many scalars are halfwords, words, or doublewords, which consist of groups of bytes. When a word-length scalar is moved from a register to storage, the scalar occupies four consecutive byte addresses. It thus becomes meaningful to discuss the order of the byte addresses with respect to the value of the scalar: which byte contains the highest-order 8 bits of the scalar, which byte contains the next-highest-order 8 bits, and so on.

Given a scalar that spans multiple bytes, the choice of byte ordering is essentially arbitrary. There are  $4! = 24$  ways to specify the ordering of four bytes within a word, but only two of these orderings are sensible:

- The ordering that assigns the lowest address to the highest-order (“leftmost”) 8 bits of the scalar, the next sequential address to the next-highest-order 8 bits, and so on. This is called Big-Endian because the “big end” of the scalar, considered as a binary number, comes first in storage. IBM RISC System/6000, IBM System/370, and Motorola 680x0 are examples of computers using this byte ordering.

- The ordering that assigns the lowest address to the lowest-order (“rightmost”) 8 bits of the scalar, the next sequential address to the next-lowest-order 8 bits, and so on. This is called Little-Endian because the “little end” of the scalar, considered as a binary number, comes first in storage. DEC VAX and Intel x86 are examples of computers using this byte ordering.

### 5.3.2 Structure Mapping Examples

Figure 40 on page 128 shows an example of a C language structure **s** containing an assortment of scalars and one character string. The value assumed to be in each structure element is shown in hex in the C comments; these values are used below to show how the bytes making up each structure element are mapped into storage.

C structure mapping rules permit the use of padding (skipped bytes) in order to align the scalars on desirable boundaries. Figures 40 and 42 show each scalar aligned at its natural boundary. This alignment introduces padding of four bytes between **a** and **b**, one byte between **d** and **e**, and two bytes between **e** and **f**. The same amount of padding is present for both Big-Endian and Little-Endian mappings.

#### 5.3.2.1 Big-Endian Mapping

The Big-Endian mapping of structure **s** is shown in Figure 40. Addresses are shown in hex at the left of each doubleword, and in small figures below each byte. The contents of each byte, as indicated in the C example in Figure 40, are shown in hex (as characters for the elements of the string).

```

struct {
    int    a;    /* 0x1112_1314          word          */
    double b;    /* 0x2122_2324_2526_2728 doubleword */
    char * c;    /* 0x3132_3334          word          */
    char  d[7]; /* 'A', 'B', 'C', 'D', 'E', 'F', 'G' array of bytes */
    short e;    /* 0x5152             halfword       */
    int    f;    /* 0x6162_6364          word          */
} s;

```

**Figure 40. C structure 's', showing values of elements**

00	11	12	13	14				
	00	01	02	03	04	05	06	07
08	21	22	23	24	25	26	27	28
	08	09	0A	0B	0C	0D	0E	0F
10	31	32	33	34	'A'	'B'	'C'	'D'
	10	11	12	13	14	15	16	17
18	'E'	'F'	'G'		51	52		
	18	19	1A	1B	1C	1D	1E	1F
20	61	62	63	64				
	20	21	22	23				

**Figure 41. Big-Endian mapping of structure 's'**

### 5.3.2.2 Little-Endian Mapping

The same structure **s** is shown mapped Little-Endian in Figure 42. Doublewords are shown laid out from right to left, which is the common way of showing storage maps for Little-Endian machines.

				11	12	13	14	00
	07	06	05	04	03	02	01	00
08	21	22	23	24	25	26	27	28
	0F	0E	0D	0C	0B	0A	09	08
10	'D'	'C'	'B'	'A'	31	32	33	34
	17	16	15	14	13	12	11	10
18		51	52		'G'	'F'	'E'	
	1F	1E	1D	1C	1B	1A	19	18
20					61	62	63	64
					20	21	22	23

**Figure 42. Little-Endian mapping of structure 's'**

## 5.3.3 PowerPC Byte Ordering

The body of each of the three PowerPC Architecture Books, Book I, *PowerPC User Instruction Set Architecture*, Book II, *PowerPC Virtual Environment Architecture*, and Book III, *PowerPC Operating Environment Architecture*, is written as if a PowerPC system runs only in Big-Endian mode. In fact, a PowerPC system can instead run in Little-Endian mode, in which the instruction set behaves as if the byte ordering were Little-Endian, and can change Endian mode dynamically.

The remainder of Section 5.3 describes how the mode is controlled, and how running in Little-Endian mode differs from running in Big-Endian mode.

### 5.3.3.1 Controlling PowerPC Byte Ordering

The Endian mode of a PowerPC processor is controlled by two bits: the LE (Little-Endian Mode) bit specifies the current mode of the processor, and the ILE (Interrupt Little-Endian Mode) bit specifies the mode that the processor enters when the system error handler is invoked. For both bits, a value of 0 specifies Big-Endian mode and a value of 1 specifies Little-Endian mode. The location of these bits and the requirements for altering them are described in Book III, *PowerPC Operating Environment Architecture*.

When a PowerPC system comes up after power-on-reset, Big-Endian mode is in effect (see Book III). Thereafter, methods described in Book III can be used to change the mode, as can both invoking the system error handler and returning from the system error handler.

#### Programming Note

For a discussion of software synchronization requirements when altering the LE and ILE bits, see Book III (e.g., to the chapter entitled Synchronization Requirements for Context Alterations in Book III).

### 5.3.3.2 PowerPC Little-Endian Byte Ordering

One might expect that a PowerPC system running in Little-Endian mode would have to perform a 2-way, 4-way, or 8-way byte swap when transferring a halfword, word, or doubleword to or from storage, e.g., when transferring data between storage and a General Purpose Register or Floating-Point Register, when fetching instructions, and when transferring data between storage and an Input/Output (I/O) device. PowerPC systems do not do such swapping, but instead achieve the effect of Little-Endian byte ordering by modifying the low-order three bits of the effective address (EA) as described below. Individual scalars actually appear in storage in Big-Endian byte order.

The modification affects only the addresses presented to the storage subsystem (see Book III, *PowerPC Operating Environment Architecture*). All effective addresses in architecturally defined registers, as well as the Current Instruction Address (CIA) and Next Instruction Address (NIA), are independent of Endian mode. For example:

- The effective address placed into the Link Register by a *Branch* instruction with LK=1 is equal to the CIA of the *Branch* instruction + 4.
- The effective address placed into RA by a *Load/Store with Update* instruction is the value computed as described in the instruction description.
- The effective addresses placed into System Registers when the system error handler is invoked (e.g., SRR0, DAR; see Book III, *PowerPC Operating Environment Architecture*) are those that were computed or would have been computed by the interrupted program.

The modification is performed regardless of whether address translation is enabled or disabled and, if address translation is enabled, regardless of the translation mechanism used (see Book III, *PowerPC Operating Environment Architecture*). The actual transfer of data and instructions to and from storage is unaffected (and thus unencumbered by multiplexors for byte swapping).

The modification of the low-order three bits of the effective address in Little-Endian mode is done as follows, for access to an individual aligned scalar. (Alignment is as determined before this modification.) Access to an individual unaligned scalar or to multiple scalars is described in subsequent sections, as is access to certain architecturally defined data in storage, data in caches (e.g., see Book II, *PowerPC Virtual Environment Architecture*, and Book III, *PowerPC Operating Environment Architecture*), etc.

In Little-Endian mode, the effective address is computed in the same way as in Big-Endian mode. Then, in Little-Endian mode only, the low-order three bits of the effective address are Exclusive ORed with a three-bit value that depends on the length of the operand (1, 2, 4, or 8 bytes), as shown in Table 2. This modified effective address is then presented to the storage subsystem, and data of the specified length are transferred to or from the addressed (as modified) storage location(s).

Data Length (bytes)	EA Modification
1	XOR with 0b111
2	XOR with 0b110
4	XOR with 0b100
8	(no change)

Table 2: PowerPC Little-Endian, effective address modification for individual aligned scalars

The effective address modification makes it appear to the processor that individual aligned scalars are stored Little-Endian, while in fact they are stored Big-Endian but in different bytes within doublewords from the order in which they are stored in Big-Endian mode.

For example, in Little-Endian mode structure *s* would be placed in storage as follows, from the point of view of the storage subsystem (i.e., after the effective address modification described above).

00					11	12	13	14
	00	01	02	03	04	05	06	07
08	21	22	23	24	25	26	27	28
	08	09	0A	0B	0C	0D	0E	0F
10	'D'	'C'	'B'	'A'	31	32	33	34
	10	11	12	13	14	15	16	17
18			51	52		'G'	'F'	'E'
	18	19	1A	1B	1C	1D	1E	1F
20					61	62	63	64
	20	21	22	23	24	25	26	27

Figure 43. PowerPC Little-Endian, structure 's' in storage subsystem

Figure 43 is identical to Figure 42 except that the byte numbers within each doubleword are reversed. (This identity is in some sense an artifact of depicting storage as a sequence of doublewords. If storage is instead depicted as a sequence of words, a single byte stream, etc., then no such identity appears. However, regardless of the unit in which storage is depicted or accessed, the address of a given byte in Figure 43 differs from the address of the same byte in Figure 42 only in the low-order three bits, and the sum of the two 3-bit values that comprise the low-order three bits of the two addresses is equal to 7. Depicting storage as a sequence of doublewords makes this relationship easy to see.)

Because of the modification performed on effective addresses, structure *s* appears to the processor to be mapped into storage as follows when the processor is in Little-Endian mode.

				11	12	13	14	00
07	06	05	04	03	02	01	00	
21	22	23	24	25	26	27	28	08
0F	0E	0D	0C	0B	0A	09	08	
'D'	'C'	'B'	'A'	31	32	33	34	10
17	16	15	14	13	12	11	10	
		51	52			'G'	'F'	'E'
1F	1E	1D	1C	1B	1A	19	18	18
				61	62	63	64	20
				23	22	21	20	

**Figure 44. PowerPC Little-Endian, structure 's' as seen by processor**

Notice that, as seen by the program executing in the processor, the mapping for structure **s** is identical to the Little-Endian mapping shown in Figure 42. From a point of view outside the processor, however, the addresses of the bytes making up structure **s** are as shown in Figure 43. These addresses match neither the Big-Endian mapping of Figure nor the Little-Endian mapping of Figure 42; allowance must be made for this in certain circumstances (e.g., when performing I/O; see Section 5.3.7).

The following four sections describe in greater detail the effects of running in Little-Endian mode on accessing data, on fetching instructions, on explicitly accessing the caches and any address translation lookaside buffers (e.g., see Book II, *PowerPC Virtual Environment Architecture*, and Book III, *PowerPC Operating Environment Architecture*), and on doing I/O.

## 5.3.4 PowerPC Data Addressing in Little-Endian Mode

### 5.3.4.1 Individual Aligned Scalars

When the storage operand is aligned for any instruction in the following classes, the effective address presented to the storage subsystem is computed as described in Section 5.3.3.2: *Fixed-Point Load*, *Fixed-Point Store*, *Load and Store with Byte Reversal*, *Floating-Point Load*, *Floating-Point Store* (including **stfiwx**), and *Load And Reserve* and *Store Conditional* (see Book II).

The *Load* and *Store with Byte Reversal* instructions have the effect of loading or storing data in the opposite Endian mode from that in which the processor is running. That is, data are loaded or stored in Little-Endian order if the processor is running in Big-Endian mode, and in Big-Endian order if the processor is running in Little-Endian mode.

### 5.3.4.2 Other Scalars

As described below, the system alignment error handler may be (see the subsection entitled "Individual Unaligned Scalars") or is (see the subsection entitled "Multiple Scalars") invoked if attempt is made in Little-Endian mode to execute any of the instructions described in the following two subsections.

### Individual Unaligned Scalars

The "trick" of Exclusive ORing the low-order three bits of the effective address of an individual scalar does not work unless the scalar is aligned. In Little-Endian mode, PowerPC processors may cause the system alignment error handler to be invoked whenever any of the *Load* or *Store* instructions listed in Section 5.3.4.1 is issued with an unaligned effective address, regardless of whether such an access could be handled without invoking the system alignment error handler in Big-Endian mode.

PowerPC processors are not *required* to invoke the system alignment error handler when an unaligned access is attempted in Little-Endian mode. The implementation may handle some or all such accesses without invoking the system alignment error handler, just as in Big-Endian mode. The architectural requirement is that halfwords, words, and doublewords be placed in storage such that the Little-Endian effective address of the lowest-order byte is the effective address computed by the *Load* or *Store* instruction, the Little-Endian address of the next-lowest-order byte is one greater, and so on. (*Load And Reserve* and *Store Conditional* differ somewhat from the rest of the instructions listed in Section 5.3.4.1, in that neither the implementation nor the system alignment error handler is expected to

handle these four instructions “correctly” if their operands are not aligned.)

Figure 45 shows an example of a word **w** stored at Little-Endian address 5. The word is assumed to contain the binary value 0x1112\_1314.

12	13	14								00
07	06	05	04	03	02	01	00			
									11	08
0F	0E	0D	0C	0B	0A	09	08			

**Figure 45. Little-Endian mapping of word ‘w’ stored at address 5**

In Little-Endian mode word **w** would be placed in storage as follows, from the point of view of the storage subsystem (i.e., after the effective address modification described in Section 5.3.3.2).

00	12	13	14							
	00	01	02	03	04	05	06	07		
08									11	
	08	09	0A	0B	0C	0D	0E	0F		

**Figure 46. PowerPC Little-Endian, word ‘w’ stored at address 5 in storage subsystem**

Notice that the unaligned word **w** in Figure 46 spans two doublewords. The two parts of the unaligned word are not contiguous as seen by the storage subsystem.

An implementation may choose to support some but not all unaligned Little-Endian accesses. For example, an unaligned Little-Endian access that is contained within a single doubleword may be supported, while one that spans doublewords may cause the system alignment error handler to be invoked.

## Multiple Scalars

PowerPC has two classes of instructions that handle multiple scalars, namely the *Load and Store Multiple* instructions and the *Move Assist* instructions. Because both classes of instructions potentially deal with more than one word-length scalar, neither class is amenable to the effective address modification described in Section 5.3.3.2 (e.g., pairs of aligned words would be accessed in reverse order from what the program would expect). Attempting to execute any of these instructions in Little-Endian mode causes the system alignment error handler to be invoked.

### 5.3.4.3 Page Table

The layout of the Page Table in storage (see Book III, *PowerPC Operating Environment Architecture*) is independent of Endian mode. A given byte in the Page Table must be accessed using an effective address appropriate to the mode of the executing program (e.g., the high-order byte of a Page Table Entry must be accessed with an effective address ending with 0b000 in Big-Endian mode, and with an effective address ending with 0b111 in Little-Endian mode).

## 5.3.5 PowerPC Instruction Addressing in Little-Endian Mode

Each PowerPC instruction occupies an aligned word in storage. The processor fetches and executes instructions as if the CIA were advanced by four for each sequentially fetched instruction. When the processor is in Little-Endian mode, the effective address presented to the storage subsystem in order to fetch an instruction is the value from the CIA, modified as described in Section 5.3.3.2 for aligned word-length scalars. A Little-Endian program is thus an array of aligned Little-Endian words, with each word fetched and executed in order (discounting branches and invocations of the system error handler).

Figure 47 shows an example of a small assembly language program **p**.

```

loop:
    cmplwi    r5,0
    beq       done
    lwzux     r4,r5,r6
    add       r7,r7,r4
    subi      r5,r5,4
    b         loop
done:
    stw       r7,total

```

**Figure 47. Assembly language program ‘p’**

The Big-Endian mapping for program **p** is shown in Figure 48 (assuming the program starts at address 0).

00	loop: cmplwi r5,0	beq done
	00 01 02 03	04 05 06 07
08	lwzux r4,r5,r6	add r7,r7,r4
	08 09 0A 0B	0C 0D 0E 0F
10	subi r5,r5,4	b loop
	10 11 12 13	14 15 16 17
18	done: stw r7,total	
	18 19 1A 1B	1C 1D 1E 1F

Figure 48. Big-Endian mapping of program 'p'

The same program **p** is shown mapped Little-Endian in Figure 49.

	beq done	loop: cmplwi r5,0	00
	07 06 05 04	03 02 01 00	
08	add r7,r7,r4	lwzux r4,r5,r6	
	0F 0E 0D 0C	0B 0A 09 08	
10	b loop	subi r5,r5,4	
	17 16 15 14	13 12 11 10	
18		done: stw r7,total	
	1F 1E 1D 1C	1B 1A 19 18	

Figure 49. Little-Endian mapping of program 'p'

In Little-Endian mode program **p** would be placed in storage as follows, from the point of view of the storage subsystem (i.e., after the effective address modification described in Section 5.3.3.2).

00	beq done	loop: cmplwi r5,0
	00 01 02 03	04 05 06 07
08	add r7,r7,r4	lwzux r4,r5,r6
	08 09 0A 0B	0C 0D 0E 0F
10	b loop	subi r5,r5,4
	10 11 12 13	14 15 16 17
18		done: stw r7,total
	18 19 1A 1B	1C 1D 1E 1F

Figure 50. PowerPC Little-Endian, program 'p' in storage subsystem

Figure 50 is identical to Figure 49 except that the byte numbers within each doubleword are reversed. (This identity is in some sense an artifact of depicting storage as a sequence of doublewords. If storage is instead depicted as a sequence of words, a single byte stream, etc., then no such identity appears. However, regardless of the unit in which storage is depicted or accessed, the address of a given byte in Figure 50 differs from the address of the same byte in Figure 49 only in the low-order three bits, and the sum of the two 3-bit values that comprise the low-order three bits of the two addresses is equal to 7. Depicting storage as a sequence of doublewords makes this relationship easy to see.)

Each individual machine instruction appears in storage as a 32-bit integer containing the value described in the instruction description, regardless of the Endian mode. This is a consequence of the fact that individual aligned scalars are mapped in storage in Big-Endian byte order.

Notice that, as seen by the processor when executing program **p**, the mapping for program **p** is identical to the Little-Endian mapping shown in Figure 49. From a point of view outside the processor, however, the addresses of the bytes making up program **p** are as shown in Figure 50. These addresses match neither the Big-Endian mapping of Figure 48 nor the Little-Endian mapping of Figure 49.

All instruction effective addresses visible to an executing program are the effective addresses that are computed by that program or, in the case of the system error handler, effective addresses that were or could have been computed by the interrupted program. These effective addresses are independent of Endian mode. Examples for Little-Endian mode include the following.

- An instruction address placed into the Link Register by a *Branch* instruction with LK=1, or an instruction address saved in a System Register when the system error handler is invoked, is the effective address that a program executing in Little-Endian mode would use to access the instruction as a data word using a *Load* instruction.
- An offset in a relative Branch instruction (*Branch* or *Branch Conditional* with AA=0) reflects the difference between the addresses of the branch and target instructions, using the addresses that a program executing in Little-Endian mode would use to access the instructions as data words using *Load* instructions.
- A target address in an absolute *Branch* instruction (*Branch* or *Branch Conditional* with AA=1) is the address that a program executing in Little-Endian mode would use to access the target instruction as a data word using a *Load* instruction.
- The storage locations that contain the first set of instructions executed by each kind of system error handler must be set in a manner consistent with the Endian mode in which the system error handler will be invoked. (These sets of instructions occupy architecturally defined locations; see Book III, *PowerPC Operating Environment Architecture*.) Thus if the system error handler is to be invoked in Little-Endian mode, the first set of instructions for each kind of system error handler must appear in storage, from the point of view of the storage subsystem (i.e., after the effective address modification described in Section 5.3.3.2), with the pair of instructions within each doubleword reversed from the order in which they are to be executed. (If the

instructions are placed into storage by a program running in the same Endian mode as that in which the system error handler will be invoked, the appropriate order will be achieved naturally.)

#### Programming Note

In general, a given subroutine in storage cannot be shared between programs running in different Endian modes. This affects the sharing of subroutine libraries.

### 5.3.6 PowerPC Cache Management Instructions in Little-Endian Mode

Instructions for explicitly accessing the caches (see Book II, *PowerPC Virtual Environment Architecture*) are unaffected by Endian mode. (Identification of the block to be accessed is not affected by the low-order three bits of the effective address.)

### 5.3.7 PowerPC I/O in Little-Endian Mode

Input/output (I/O), such as writing the contents of a large area of storage to disk, transfers a byte stream on both Big-Endian and Little-Endian systems. For the disk transfer, the first byte of the area is written to the first byte of the disk record and so on.

For a PowerPC system running in Big-Endian mode, I/O transfers happen “naturally” because the byte that the processor sees as byte 0 is the same one that the storage subsystem sees as byte 0.

For a PowerPC system running in Little-Endian mode this is not the case, because of the modification of the low-order three bits of the effective address when the processor accesses storage. In order for I/O transfers to transfer byte streams properly, in Little-Endian mode I/O transfers must be performed as if the bytes transferred were accessed one byte at a time, using the address modification described in Section 5.3.3.2 for single-byte scalars. This does not mean that I/O on Little-Endian PowerPC systems must use only 1-byte-wide transfers; data transfers can be as wide as desired, but the order of the bytes transferred within doublewords must appear as if the bytes were fetched or stored one byte at a time. See the System Architecture documentation for a given PowerPC system for details on the transfer width and byte ordering on that system.

However, not all I/O done on PowerPC systems is for large areas of storage as described above. I/O can be performed with certain devices merely by storing to or

loading from addresses that are associated with the devices (the terms “memory-mapped I/O” and “programmed I/O” or “PIO” are used for this). For such PIO transfers, care must be taken when defining the addresses to be used, for these addresses are subject to the effective address modification shown in Table 2 on page 129. A *Load* or *Store* instruction that maps to a control register on a device may require that the value loaded or stored have its bytes reversed; if this is required, the *Load and Store with Byte Reversal* instructions can be used. Any requirement for such byte reversal for a particular I/O device register is independent of whether the PowerPC system is running in Big-Endian or Little-Endian mode.

Similarly, the address sent to an I/O device by an *eciwx* or *ecowx* instruction (see Book II, *PowerPC Virtual Environment Architecture*) is subject to the effective address modification shown in Table 2.

### 5.3.8 Origin of Endian

The terms *Big-Endian* and *Little-Endian* come from Part I, Chapter 4, of Jonathan Swift’s *Gulliver’s Travels*. Here is the complete passage, from the edition printed in 1734 by George Faulkner in Dublin.

... our Histories of six Thousand Moons make no Mention of any other Regions, than the two great Empires of *Lilliput* and *Blefuscu*. Which two mighty Powers have, as I was going to tell you, been engaged in a most obstinate War for six and thirty Moons past. It began upon the following Occasion. It is allowed on all Hands, that the primitive Way of breaking Eggs before we eat them, was upon the larger End: But his present Majesty’s Grand-father, while he was a Boy, going to eat an Egg, and breaking it according to the ancient Practice, happened to cut one of his Fingers. Whereupon the Emperor his Father, published an Edict, commanding all his Subjects, upon great Penalties, to break the smaller End of their Eggs. The People so highly resented this Law, that our Histories tell us, there have been six Rebellions raised on that Account; wherein one Emperor lost his Life, and another his Crown. These civil Commotions were constantly fomented by the Monarchs of *Blefuscu*; and when they were quelled, the Exiles always fled for Refuge to that Empire. It is computed that eleven Thousand Persons have, at several Times, suffered Death, rather than submit to break their Eggs at the smaller End. Many hundred large Volumes have been published upon this Controversy: But the Books of the *Big-Endians* have been long forbidden, and the whole Party rendered incapable by Law of holding Employments. During the Course of these Troubles, the Emperors of *Blefuscu* did frequently expostulate by their Ambassadors, accusing us of making a

Schism in Religion, by offending against a fundamental Doctrine of our great Prophet *Lustrog*, in the fifty-fourth Chapter of the *Brundrecal*, (which is their *Alcoran*.) This, however, is thought to be a mere Strain upon the text: For the Words are these; *That all true Believers shall break their Eggs at the convenient End*: and which is the convenient End, seems, in my humble Opinion, to be left to every Man's Conscience, or at least in the Power of the chief Magistrate to determine. Now the *Big-Indian* Exiles have found so much Credit in the Emperor of *Blefuscu's* Court; and so much private Assistance and Encouragement from their Party here at home, that a bloody War has been carried on between the two Empires for six and thirty Moons with various Success; during which Time we have lost Forty Capital Ships, and a much greater Number of smaller Vessels, together with thirty thousand of our best Seamen and Soldiers; and the Damage received by the Enemy is reckoned to be somewhat greater than ours. However, they have now equipped a numerous Fleet, and are just preparing to make a Descent upon us: and his Imperial Majesty, placing great Confidence in your Valour and Strength, hath commanded me to lay this Account of his Affairs before you.



# Chapter 6. Optional Facilities and Instructions that are being Phased Out

---

6.1 Move To Condition Register from  
XER..... 135

---

The facilities and instructions described in this chapter are optional. An implementation may provide all, some, or none of them.

**Warning:** These facilities and instructions are being phased out of the architecture.

## 6.1 Move To Condition Register from XER

The *mcrxr* instruction is being phased out of the architecture. Its description is included here as an aid to constructing operating system code to emulate it.

### *Move to Condition Register from XER X-form*

mcrxr      BF

31	BF	//	///	///	512	/
0	6	9	11	16	21	31

$CR_{4 \times BF:4 \times BF+3} \leftarrow XER_{32:35}$   
 $XER_{32:35} \leftarrow 0b0000$

The contents of  $XER_{32:35}$  are copied to Condition Register field BF.  $XER_{32:35}$  are set to zero.

**Special Registers Altered:**  
CR field BF  $XER_{32:35}$

#### Programming Note

**Warning:** This instruction has been phased out of the architecture. Attempting to execute this instruction will cause the system illegal instruction error handler to be invoked.



## Appendix A. Suggested Floating-Point Models

### A.1 Floating-Point Round to Single-Precision Model

The following describes algorithmically the operation of the *Floating Round to Single-Precision* instruction.

```
If (FRB)1:11 < 897 and (FRB)1:63 > 0 then
  Do
    If FPSCRUE = 0 then goto Disabled Exponent Underflow
    If FPSCRUE = 1 then goto Enabled Exponent Underflow
  End

If (FRB)1:11 > 1150 and (FRB)1:11 < 2047 then
  Do
    If FPSCROE = 0 then goto Disabled Exponent Overflow
    If FPSCROE = 1 then goto Enabled Exponent Overflow
  End

If (FRB)1:11 > 896 and (FRB)1:11 < 1151 then goto Normal Operand

If (FRB)1:63 = 0 then goto Zero Operand

If (FRB)1:11 = 2047 then
  Do
    If (FRB)12:63 = 0 then goto Infinity Operand
    If (FRB)12 = 1 then goto QNaN Operand
    If (FRB)12 = 0 and (FRB)13:63 > 0 then goto SNaN Operand
  End
```

**Disabled Exponent Underflow:**

```

sign ← (FRB)0
If (FRB)1:11 = 0 then
  Do
    exp ← -1022
    frac0:52 ← 0b0 || (FRB)12:63
  End
If (FRB)1:11 > 0 then
  Do
    exp ← (FRB)1:11 - 1023
    frac0:52 ← 0b1 || (FRB)12:63
  End
Denormalize operand:
G || R || X ← 0b000
Do while exp < -126
  exp ← exp + 1
  frac0:52 || G || R || X ← 0b0 || frac0:52 || G || (R | X)
End
FPSCRUX ← (frac24:52 || G || R || X) > 0
Round Single(sign,exp,frac0:52,G,R,X)
FPSCRXX ← FPSCRXX | FPSCRFI
If frac0:52 = 0 then
  Do
    FRT0 ← sign
    FRT1:63 ← 0
    If sign = 0 then FPSCRFPRF ← "+ zero"
    If sign = 1 then FPSCRFPRF ← "- zero"
  End
If frac0:52 > 0 then
  Do
    If frac0 = 1 then
      Do
        If sign = 0 then FPSCRFPRF ← "+ normal number"
        If sign = 1 then FPSCRFPRF ← "- normal number"
      End
    If frac0 = 0 then
      Do
        If sign = 0 then FPSCRFPRF ← "+ denormalized number"
        If sign = 1 then FPSCRFPRF ← "- denormalized number"
      End
    End
    Normalize operand:
    Do while frac0 = 0
      exp ← exp - 1
      frac0:52 ← frac1:52 || 0b0
    End
    FRT0 ← sign
    FRT1:11 ← exp + 1023
    FRT12:63 ← frac1:52
  End
End
Done

```

**Enabled Exponent Underflow:**

```
FPSCRUX ← 1
sign ← (FRB)0
If (FRB)1:11 = 0 then
  Do
    exp ← -1022
    frac0:52 ← 0b0 || (FRB)12:63
  End
If (FRB)1:11 > 0 then
  Do
    exp ← (FRB)1:11 - 1023
    frac0:52 ← 0b1 || (FRB)12:63
  End
Normalize operand:
Do while frac0 = 0
  exp ← exp - 1
  frac0:52 ← frac1:52 || 0b0
End
Round Single(sign,exp,frac0:52,0,0,0)
FPSCRXX ← FPSCRXX | FPSCRFI
exp ← exp + 192
FRT0 ← sign
FRT1:11 ← exp + 1023
FRT12:63 ← frac1:52
If sign = 0 then FPSCRFPRF ← "+ normal number"
If sign = 1 then FPSCRFPRF ← "- normal number"
Done
```

**Disabled Exponent Overflow:**

```
FPSCROX ← 1
If FPSCRRN = 0b00 then /* Round to Nearest */
  Do
    If (FRB)0 = 0 then FRT ← 0x7FF0_0000_0000_0000
    If (FRB)0 = 1 then FRT ← 0xFFF0_0000_0000_0000
    If (FRB)0 = 0 then FPSCRFPRF ← "+ infinity"
    If (FRB)0 = 1 then FPSCRFPRF ← "- infinity"
  End
If FPSCRRN = 0b01 then /* Round toward Zero */
  Do
    If (FRB)0 = 0 then FRT ← 0x47EF_FFFF_E000_0000
    If (FRB)0 = 1 then FRT ← 0xC7EF_FFFF_E000_0000
    If (FRB)0 = 0 then FPSCRFPRF ← "+ normal number"
    If (FRB)0 = 1 then FPSCRFPRF ← "- normal number"
  End
If FPSCRRN = 0b10 then /* Round toward +Infinity */
  Do
    If (FRB)0 = 0 then FRT ← 0x7FF0_0000_0000_0000
    If (FRB)0 = 1 then FRT ← 0xC7EF_FFFF_E000_0000
    If (FRB)0 = 0 then FPSCRFPRF ← "+ infinity"
    If (FRB)0 = 1 then FPSCRFPRF ← "- normal number"
  End
If FPSCRRN = 0b11 then /* Round toward -Infinity */
  Do
    If (FRB)0 = 0 then FRT ← 0x47EF_FFFF_E000_0000
    If (FRB)0 = 1 then FRT ← 0xFFF0_0000_0000_0000
    If (FRB)0 = 0 then FPSCRFPRF ← "+ normal number"
    If (FRB)0 = 1 then FPSCRFPRF ← "- infinity"
  End
FPSCRFR ← undefined
FPSCRFI ← 1
FPSCRXX ← 1
Done
```

**Enabled Exponent Overflow:**

```

sign ← (FRB)0
exp ← (FRB)1:11 - 1023
frac0:52 ← 0b1 || (FRB)12:63
Round Single(sign,exp,frac0:52,0,0,0)
FPSCRXX ← FPSCRXX | FPSCRFI
Enabled Overflow:
FPSCROX ← 1
exp ← exp - 192
FRT0 ← sign
FRT1:11 ← exp + 1023
FRT12:63 ← frac1:52
If sign = 0 then FPSCRFPRF ← "+ normal number"
If sign = 1 then FPSCRFPRF ← "- normal number"
Done

```

**Zero Operand:**

```

FRT ← (FRB)
If (FRB)0 = 0 then FPSCRFPRF ← "+ zero"
If (FRB)0 = 1 then FPSCRFPRF ← "- zero"
FPSCRFR FI ← 0b00
Done

```

**Infinity Operand:**

```

FRT ← (FRB)
If (FRB)0 = 0 then FPSCRFPRF ← "+ infinity"
If (FRB)0 = 1 then FPSCRFPRF ← "- infinity"
FPSCRFR FI ← 0b00
Done

```

**QNaN Operand:**

```

FRT ← (FRB)0:34 || 290
FPSCRFPRF ← "QNaN"
FPSCRFR FI ← 0b00
Done

```

**SNaN Operand:**

```

FPSCRVXSNAN ← 1
If FPSCRVE = 0 then
  Do
    FRT0:11 ← (FRB)0:11
    FRT12 ← 1
    FRT13:63 ← (FRB)13:34 || 290
    FPSCRFPRF ← "QNaN"
  End
FPSCRFR FI ← 0b00
Done

```

**Normal Operand:**

```

sign ← (FRB)0
exp ← (FRB)1:11 - 1023
frac0:52 ← 0b1 || (FRB)12:63
Round Single(sign,exp,frac0:52,0,0,0)
FPSCRXX ← FPSCRXX | FPSCRFI
If exp > 127 and FPSCROE = 0 then go to Disabled Exponent Overflow
If exp > 127 and FPSCROE = 1 then go to Enabled Overflow
FRT0 ← sign
FRT1:11 ← exp + 1023
FRT12:63 ← frac1:52
If sign = 0 then FPSCRFPRF ← "+ normal number"
If sign = 1 then FPSCRFPRF ← "- normal number"
Done

```

**Round Single(sign,exp,frac<sub>0:52</sub>,G,R,X):**

```

inc ← 0
lsb ← frac23
gbit ← frac24
rbit ← frac25
xbit ← (frac26:52 || G || R || X) ≠ 0
If FPSCRRN = 0b00 then /* Round to Nearest */
  Do /* comparisons ignore u bits */
    If sign || lsb || gbit || rbit || xbit = 0bu11uu then inc ← 1
    If sign || lsb || gbit || rbit || xbit = 0bu011u then inc ← 1
    If sign || lsb || gbit || rbit || xbit = 0bu01u1 then inc ← 1
  End
If FPSCRRN = 0b10 then /* Round toward + Infinity */
  Do /* comparisons ignore u bits */
    If sign || lsb || gbit || rbit || xbit = 0b0u1uu then inc ← 1
    If sign || lsb || gbit || rbit || xbit = 0b0uu1u then inc ← 1
    If sign || lsb || gbit || rbit || xbit = 0b0uuu1 then inc ← 1
  End
If FPSCRRN = 0b11 then /* Round toward - Infinity */
  Do /* comparisons ignore u bits */
    If sign || lsb || gbit || rbit || xbit = 0b1u1uu then inc ← 1
    If sign || lsb || gbit || rbit || xbit = 0b1uu1u then inc ← 1
    If sign || lsb || gbit || rbit || xbit = 0b1uuu1 then inc ← 1
  End
frac0:23 ← frac0:23 + inc
If carry_out = 1 then
  Do
    frac0:23 ← 0b1 || frac0:22
    exp ← exp + 1
  End
frac24:52 ← 290
FPSCRFR ← inc
FPSCRFI ← gbit | rbit | xbit
Return

```

## A.2 Floating-Point Convert to Integer Model

The following describes algorithmically the operation of the *Floating Convert To Integer* instructions.

```

If Floating Convert To Integer Word then
  Do
    round_mode ← FPSCRRN
    tgt_precision ← "32-bit integer"
  End

If Floating Convert To Integer Word with round toward Zero then
  Do
    round_mode ← 0b01
    tgt_precision ← "32-bit integer"
  End

If Floating Convert To Integer Doubleword then
  Do
    round_mode ← FPSCRRN
    tgt_precision ← "64-bit integer"
  End

If Floating Convert To Integer Doubleword with round toward Zero then
  Do
    round_mode ← 0b01
    tgt_precision ← "64-bit integer"
  End

sign ← (FRB)0
If (FRB)1:11 = 2047 and (FRB)12:63 = 0 then goto Infinity Operand
If (FRB)1:11 = 2047 and (FRB)12 = 0 then goto SNaN Operand
If (FRB)1:11 = 2047 and (FRB)12 = 1 then goto QNaN Operand
If (FRB)1:11 > 1086 then goto Large Operand

If (FRB)1:11 > 0 then exp ← (FRB)1:11 - 1023 /* exp - bias */
If (FRB)1:11 = 0 then exp ← -1022
If (FRB)1:11 > 0 then frac0:64 ← 0b01 || (FRB)12:63 || 110 /* normal; need leading 0 for later complement */
If (FRB)1:11 = 0 then frac0:64 ← 0b00 || (FRB)12:63 || 110 /* denormal */

gbit || rbit || xbit ← 0b000
Do i=1,63-exp /* do the loop 0 times if exp = 63 */
  frac0:64 || gbit || rbit || xbit ← 0b0 || frac0:64 || gbit || (rbit | xbit)
End

Round Integer(sign,frac0:64,gbit,rbit,xbit,round_mode)

If sign = 1 then frac0:64 ← ¬frac0:64 + 1 /* needed leading 0 for -264 < (FRB) < -263 */

If tgt_precision = "32-bit integer" and frac0:64 > 231-1 then goto Large Operand
If tgt_precision = "64-bit integer" and frac0:64 > 263-1 then goto Large Operand
If tgt_precision = "32-bit integer" and frac0:64 < -231 then goto Large Operand
If tgt_precision = "64-bit integer" and frac0:64 < -263 then goto Large Operand

FPSCRXX ← FPSCRXX | FPSCRFI

If tgt_precision = "32-bit integer" then FRT ← 0xuuuu_uuuu || frac33:64 /* u is undefined hex digit */
If tgt_precision = "64-bit integer" then FRT ← frac1:64
FPSCRFPRF ← undefined
Done

```



**Round Integer**(*sign, frac<sub>0:64</sub>, gbit, rbit, xbit, round\_mode*):

```
inc ← 0
If round_mode = 0b00 then          /* Round to Nearest */
  Do                                /* comparisons ignore u bits */
    If sign || frac64 || gbit || rbit || xbit = 0bu11uu then inc ← 1
    If sign || frac64 || gbit || rbit || xbit = 0bu011u then inc ← 1
    If sign || frac64 || gbit || rbit || xbit = 0bu01u1 then inc ← 1
  End
If round_mode = 0b10 then          /* Round toward +Infinity */
  Do                                /* comparisons ignore u bits */
    If sign || frac64 || gbit || rbit || xbit = 0b0u1uu then inc ← 1
    If sign || frac64 || gbit || rbit || xbit = 0b0uu1u then inc ← 1
    If sign || frac64 || gbit || rbit || xbit = 0b0uuu1 then inc ← 1
  End
If round_mode = 0b11 then          /* Round toward -Infinity */
  Do                                /* comparisons ignore u bits */
    If sign || frac64 || gbit || rbit || xbit = 0b1u1uu then inc ← 1
    If sign || frac64 || gbit || rbit || xbit = 0b1uu1u then inc ← 1
    If sign || frac64 || gbit || rbit || xbit = 0b1uuu1 then inc ← 1
  End
frac0:64 ← frac0:64 + inc
FPSCRFR ← inc
FPSCRFI ← gbit | rbit | xbit
Return
```

**Infinity Operand:**

```
FPSCRFR FI VXCVI ← 0b001
If FPSCRVE = 0 then Do
  If tgt_precision = "32-bit integer" then
    Do
      If sign = 0 then FRT ← 0xuuuu_uuuu_7FFF_FFFF /* u is undefined hex digit */
      If sign = 1 then FRT ← 0xuuuu_uuuu_8000_0000 /* u is undefined hex digit */
    End
  Else
    Do
      If sign = 0 then FRT ← 0x7FFF_FFFF_FFFF_FFFF
      If sign = 1 then FRT ← 0x8000_0000_0000_0000
    End
  End
  FPSCRFPRF ← undefined
End
Done
```

**SNaN Operand:**

```
FPSCRFR FI VXSNaN VXCVI ← 0b0011
If FPSCRVE = 0 then
  Do
    If tgt_precision = "32-bit integer" then FRT ← 0xuuuu_uuuu_8000_0000 /* u is undefined hex digit */
    If tgt_precision = "64-bit integer" then FRT ← 0x8000_0000_0000_0000
    FPSCRFPRF ← undefined
  End
Done
```

**QNaN Operand:**

```
FPSCRFR FI VXCVI ← 0b001
If FPSCRVE = 0 then
  Do
    If tgt_precision = "32-bit integer" then FRT ← 0xuuuu_uuuu_8000_0000 /* u is undefined hex digit */
    If tgt_precision = "64-bit integer" then FRT ← 0x8000_0000_0000_0000
    FPSCRFPRF ← undefined
  End
Done
```

**Large Operand:**

```
FPSCRFR FI VXCVI ← 0b001
If FPSCRVE = 0 then Do
  If tgt_precision = "32-bit integer" then
    Do
      If sign = 0 then FRT ← 0xuuuu_uuuu_7FFF_FFFF /* u is undefined hex digit */
      If sign = 1 then FRT ← 0xuuuu_uuuu_8000_0000 /* u is undefined hex digit */
    End
  Else
    Do
      If sign = 0 then FRT ← 0x7FFF_FFFF_FFFF_FFFF
      If sign = 1 then FRT ← 0x8000_0000_0000_0000
    End
  End
  FPSCRFPRF ← undefined
End
Done
```

## A.3 Floating-Point Convert from Integer Model

The following describes algorithmically the operation of the *Floating Convert From Integer Doubleword* instruction.

```
sign ← (FRB)0
exp ← 63
frac0:63 ← (FRB)

If frac0:63 = 0 then go to Zero Operand

If sign = 1 then frac0:63 ← ¬frac0:63 + 1

Do while frac0 = 0 /* do the loop 0 times if (FRB) = maximum negative integer */
    frac0:63 ← frac1:63 || 0b0
    exp ← exp - 1
End

Round Float(sign,exp,frac0:63,FPSCRRN)

If sign = 0 then FPSCRFPRF ← "+normal number"
If sign = 1 then FPSCRFPRF ← "-normal number"
FRT0 ← sign
FRT1:11 ← exp + 1023 /* exp + bias */
FRT12:63 ← frac1:52
Done
```

### **Zero Operand:**

```
FPSCRFR FI ← 0b00
FPSCRFPRF ← "+ zero"
FRT ← 0x0000_0000_0000_0000
Done
```

**Round Float**(*sign,exp,frac<sub>0:63</sub>,round\_mode*):

```

inc ← 0
lsb ← frac52
gbit ← frac53
rbit ← frac54
xbit ← frac55:63 > 0
If round_mode = 0b00 then          /* Round to Nearest */
    Do                               /* comparisons ignore u bits */
        If sign || lsb || gbit || rbit || xbit = 0bu11uu then inc ← 1
        If sign || lsb || gbit || rbit || xbit = 0bu011u then inc ← 1
        If sign || lsb || gbit || rbit || xbit = 0bu01u1 then inc ← 1
    End
If round_mode = 0b10 then          /* Round toward + Infinity */
    Do                               /* comparisons ignore u bits */
        If sign || lsb || gbit || rbit || xbit = 0b0u1uu then inc ← 1
        If sign || lsb || gbit || rbit || xbit = 0b0uu1u then inc ← 1
        If sign || lsb || gbit || rbit || xbit = 0b0uuu1 then inc ← 1
    End
If round_mode = 0b11 then          /* Round toward - Infinity */
    Do                               /* comparisons ignore u bits */
        If sign || lsb || gbit || rbit || xbit = 0b1u1uu then inc ← 1
        If sign || lsb || gbit || rbit || xbit = 0b1uu1u then inc ← 1
        If sign || lsb || gbit || rbit || xbit = 0b1uuu1 then inc ← 1
    End
frac0:52 ← frac0:52 + inc
If carry_out = 1 then exp ← exp + 1
FPSCRFR ← inc
FPSCRFI ← gbit | rbit | xbit
FPSCRXX ← FPSCRXX | FPSCRFI
Return

```











## Appendix B. Assembler Extended Mnemonics

In order to make assembler language programs simpler to write and easier to understand, a set of extended mnemonics and symbols is provided that defines simple shorthand for the most frequently used forms of *Branch Conditional*, *Compare*, *Trap*, *Rotate and Shift*, and certain other instructions.

Assemblers should provide the extended mnemonics and symbols listed here, and may provide others.

---

### B.1 Symbols

The following symbols are defined for use in instructions (basic or extended mnemonics) that specify a Condition Register field or a Condition Register bit. The first five (lt, ..., un) identify a bit number within a CR field. The remainder (cr0, ..., cr7) identify a CR field. An expression in which a CR field symbol is multiplied by 4 and then added to a bit-number-within-CR-field symbol can be used to identify a CR bit.

Symbol	Value	Meaning
lt	0	Less than
gt	1	Greater than
eq	2	Equal
so	3	Summary overflow
un	3	Unordered (after floating-point comparison)
cr0	0	CR Field 0
cr1	1	CR Field 1
cr2	2	CR Field 2
cr3	3	CR Field 3
cr4	4	CR Field 4
cr5	5	CR Field 5
cr6	6	CR Field 6
cr7	7	CR Field 7

The extended mnemonics in Sections B.2.2 and B.3 require identification of a CR bit: if one of the CR field symbols is used, it must be multiplied by 4 and added to a bit-number-within-CR-field (value in the range 0-3, explicit or symbolic). The extended mnemonics in Sections B.2.3 and B.5 require identification of a CR field: if one of the CR field symbols is used, it must *not* be multiplied by 4. (For the extended mnemonics in Section B.2.3, the bit number within the CR field is part of the extended mnemonic. The programmer identifies the CR field, and the Assembler does the multiplication and addition required to produce a CR bit number for the BI field of the underlying basic mnemonic.)

## B.2 Branch Mnemonics

The mnemonics discussed in this section are variations of the *Branch Conditional* instructions.

**Note:** *bclr*, *bclrl*, *bcctr*, and *bcctrl* each serve as both a basic and an extended mnemonic. The Assembler will recognize a *bclr*, *bclrl*, *bcctr*, or *bcctrl* mnemonic with three operands as the basic form, and a *bclr*, *bclrl*, *bcctr*, or *bcctrl* mnemonic with two operands as the extended form. In the extended form the BH operand is omitted and assumed to be 0b00. Similarly, for all the extended mnemonics described in Sections B.2.2 - B.2.4 that devolve to any of these four basic mnemonics the BH operand can either be coded or omitted. If it is omitted it is assumed to be 0b00.

### B.2.1 BO and BI Fields

The 5-bit BO and BI fields control whether the branch is taken. Providing an extended mnemonic for every possible combination of these fields would be neither useful nor practical. The mnemonics described in Sections B.2.2 - B.2.4 include the most useful cases. Other cases can be coded using a basic *Branch Conditional* mnemonic (*bc[l][a]*, *bclrl[l]*, *bcctrl[l]*) with the appropriate operands.

### B.2.2 Simple Branch Mnemonics

Instructions using one of the mnemonics in Table 3 that tests a Condition Register bit specify the corresponding bit as the first operand. The symbols defined in Section B.1 can be used in this operand.

Notice that there are no extended mnemonics for relative and absolute unconditional branches. For these the basic mnemonics *b*, *ba*, *bl*, and *bla* should be used.

Table 3: Simple branch mnemonics								
Branch Semantics	LR not Set				LR Set			
	<i>bc</i> <i>Relative</i>	<i>bca</i> <i>Absolute</i>	<i>bclr</i> <i>To LR</i>	<i>bcctr</i> <i>To CTR</i>	<i>bcl</i> <i>Relative</i>	<i>bcla</i> <i>Absolute</i>	<i>bclrl</i> <i>To LR</i>	<i>bcctrl</i> <i>To CTR</i>
Branch unconditionally	-	-	blr	bctr	-	-	blrl	bctrl
Branch if CR <sub>BI</sub> =1	bt	bta	btlr	btctr	btl	btla	btlrl	btctrl
Branch if CR <sub>BI</sub> =0	bf	bfa	bflr	bfctr	bfl	bfla	bflrl	bfctrl
Decrement CTR, branch if CTR nonzero	bdnz	bdnza	bdnzlr	-	bdnzl	bdnzla	bdnzlrl	-
Decrement CTR, branch if CTR nonzero and CR <sub>BI</sub> =1	bdnzt	bdnzta	bdnztlr	-	bdnztl	bdnztla	bdnztlrl	-
Decrement CTR, branch if CTR nonzero and CR <sub>BI</sub> =0	bdnzf	bdnzfa	bdnzflr	-	bdnzfl	bdnzfla	bdnzflrl	-
Decrement CTR, branch if CTR zero	bdz	bdza	bdzlr	-	bdzl	bdzla	bdzlrl	-
Decrement CTR, branch if CTR zero and CR <sub>BI</sub> =1	bdzt	bdzta	bdztlr	-	bdztl	bdztla	bdztlrl	-
Decrement CTR, branch if CTR zero and CR <sub>BI</sub> =0	bdzf	bdzfa	bdzflr	-	bdzfl	bdzfla	bdzflrl	-

## Examples

1. Decrement CTR and branch if it is still nonzero (closure of a loop controlled by a count loaded into CTR).

`bdnz target (equivalent to: bc 16,0,target)`

2. Same as (1) but branch only if CTR is nonzero and condition in CR0 is “equal”.

`bdnzt eq,target (equivalent to: bc 8,2,target)`

3. Same as (2), but “equal” condition is in CR5.

`bdnzt 4*cr5+eq,target (equivalent to: bc 8,22,target)`

4. Branch if bit 27 of CR is 0.

`bf 27,target (equivalent to: bc 4,27,target)`

5. Same as (4), but set the Link Register. This is a form of conditional “call”.

`bfl 27,target (equivalent to: bcl 4,27,target)`

## B.2.3 Branch Mnemonics Incorporating Conditions

In the mnemonics defined in Table 4, the test of a bit in a Condition Register field is encoded in the mnemonic.

Instructions using the mnemonics in Table 4 specify the Condition Register field as an optional first operand. One of the CR field symbols defined in Section B.1 can be used for this operand. If the CR field being tested is CR Field 0, this operand need not be specified unless the resulting basic mnemonic is *bclr[l]* or *bcctr[l]* and the BH operand is specified.

A standard set of codes has been adopted for the most common combinations of branch conditions.

Code	Meaning
lt	Less than
le	Less than or equal
eq	Equal
ge	Greater than or equal
gt	Greater than
nl	Not less than
ne	Not equal
ng	Not greater than
so	Summary overflow
ns	Not summary overflow
un	Unordered (after floating-point comparison)
nu	Not unordered (after floating-point comparison)

These codes are reflected in the mnemonics shown in Table 4.

Table 4: Branch mnemonics incorporating conditions

Branch Semantics	LR not Set				LR Set			
	<i>bc</i> Relative	<i>bca</i> Absolute	<i>bclr</i> To LR	<i>bcctr</i> To CTR	<i>bcl</i> Relative	<i>bcla</i> Absolute	<i>bclrl</i> To LR	<i>bcctrl</i> To CTR
Branch if less than	blt	blta	bltlr	bltctr	bltl	bltla	bltlrl	bltctrl
Branch if less than or equal	ble	blea	blelr	blectr	blel	blela	blelrl	blectrl
Branch if equal	beq	beqa	beqlr	beqctr	beql	beqla	beqlrl	beqctrl
Branch if greater than or equal	bge	bgea	bgehr	bgectr	bgel	bgeha	bgehr	bgectrl
Branch if greater than	bgt	bgtla	bgtlr	bgtctr	bgtl	bgtla	bgtlrl	bgtctrl
Branch if not less than	bnl	bnla	bnllr	bnlctr	bnll	bnlla	bnllrl	bnlctrl
Branch if not equal	bne	bnea	bnelr	bnecr	bnel	bnela	bnelrl	bnecr
Branch if not greater than	bng	bnga	bnglr	bngctr	bngl	bngla	bnglrl	bngctrl
Branch if summary overflow	bso	bsoa	bsolr	bsoctr	bsol	bsola	bsolrl	bsoctrl
Branch if not summary overflow	bns	bnsa	bnslr	bnsctr	bns	bnsa	bnsrl	bnsctrl
Branch if unordered	bun	buna	bunlr	bunctr	bun	buna	bunrl	bunctrl
Branch if not unordered	bnu	bnu	bnulr	bnuctr	bnu	bnu	bnulrl	bnuctrl

## Examples

1. Branch if CR0 reflects condition “not equal”.

`bne      target                      (equivalent to:    bc        4,2,target)`

2. Same as (1), but condition is in CR3.

`bne      cr3,target                      (equivalent to:    bc        4,14,target)`

3. Branch to an absolute target if CR4 specifies “greater than”, setting the Link Register. This is a form of conditional “call”.

`bgtla    cr4,target                      (equivalent to:    bcla      12,17,target)`

4. Same as (3), but target address is in the Count Register.

`bgtctrl   cr4                              (equivalent to:    bcctrl    12,17,0)`

## B.2.4 Branch Prediction

Software can use the “at” bits of *Branch Conditional* instructions to provide a hint to the processor about the behavior of the branch. If, for a given such instruction, the branch is almost always taken or almost always not taken, a suffix can be added to the mnemonic indicating the value to be used for the “at” bits.

- + Predict branch to be taken (at=0b11)
- Predict branch not to be taken (at=0b10)

Such a suffix can be added to any *Branch Conditional* mnemonic, either basic or extended, that tests either the Count Register or a CR bit (but not both). Assemblers should use 0b00 as the default value for the “at” bits, indicating that software has offered no prediction.

## Examples

1. Branch if CR0 reflects condition “less than”, specifying that the branch should be predicted to be taken.

`blt+      target`

2. Same as (1), but target address is in the Link Register and the branch should be predicted not to be taken.

bltlr -

## B.3 Condition Register Logical Mnemonics

The *Condition Register Logical* instructions can be used to set (to 1), clear (to 0), copy, or invert a given Condition Register bit. Extended mnemonics are provided that allow these operations to be coded easily.

Table 5: Condition Register logical mnemonics		
Operation	Extended Mnemonic	Equivalent to
Condition Register set	crset bx	creqv bx,bx,bx
Condition Register clear	crclr bx	crxor bx,bx,bx
Condition Register move	crmove bx,by	cror bx,by,by
Condition Register not	crnot bx,by	crnor bx,by,by

The symbols defined in Section B.1 can be used to identify the Condition Register bits.

### Examples

1. Set CR bit 25.

crset 25 (equivalent to: creqv 25,25,25)

2. Clear the SO bit of CR0.

crclr so (equivalent to: crxor 3,3,3)

3. Same as (2), but SO bit to be cleared is in CR3.

crclr 4\*cr3+so (equivalent to: crxor 15,15,15)

4. Invert the EQ bit.

crnot eq,eq (equivalent to: crnor 2,2,2)

5. Same as (4), but EQ bit to be inverted is in CR4, and the result is to be placed into the EQ bit of CR5.

crnot 4\*cr5+eq,4\*cr4+eq (equivalent to: crnor 22,18,18)

## B.4 Subtract Mnemonics

### B.4.1 Subtract Immediate

Although there is no “Subtract Immediate” instruction, its effect can be achieved by using an Add Immediate instruction with the immediate operand negated. Extended mnemonics are provided that include this negation, making the intent of the computation clearer.

subi	Rx,Ry,value	(equivalent to:	addi	Rx,Ry,-value)
subis	Rx,Ry,value	(equivalent to:	addis	Rx,Ry,-value)
subic	Rx,Ry,value	(equivalent to:	addic	Rx,Ry,-value)
subic.	Rx,Ry,value	(equivalent to:	addic.	Rx,Ry,-value)

## B.4.2 Subtract

The *Subtract From* instructions subtract the second operand (RA) from the third (RB). Extended mnemonics are provided that use the more “normal” order, in which the third operand is subtracted from the second. Both these mnemonics can be coded with a final “o” and/or “.” to cause the OE and/or Rc bit to be set in the underlying instruction.

sub	Rx,Ry,Rz	(equivalent to:	subf	Rx,Rz,Ry)
subc	Rx,Ry,Rz	(equivalent to:	subfc	Rx,Rz,Ry)

## B.5 Compare Mnemonics

The L field in the fixed-point *Compare* instructions controls whether the operands are treated as 64-bit quantities or as 32-bit quantities. Extended mnemonics are provided that represent the L value in the mnemonic rather than requiring it to be coded as a numeric operand.

The BF field can be omitted if the result of the comparison is to be placed into CR Field 0. Otherwise the target CR field must be specified as the first operand. One of the CR field symbols defined in Section B.1 can be used for this operand.

**Note:** The basic *Compare* mnemonics of PowerPC are the same as those of POWER, but the POWER instructions have three operands while the PowerPC instructions have four. The Assembler will recognize a basic *Compare* mnemonic with three operands as the POWER form, and will generate the instruction with L=0. (Thus the Assembler must require that the BF field, which normally can be omitted when CR Field 0 is the target, be specified explicitly if L is.

## B.5.1 Doubleword Comparisons

Table 6: Doubleword compare mnemonics		
Operation	Extended Mnemonic	Equivalent to
Compare doubleword immediate	cmpdi bf,ra,si	cmpi bf,1,ra,si
Compare doubleword	cmpd bf,ra,rb	cmp bf,1,ra,rb
Compare logical doubleword immediate	cmpldi bf,ra,ui	cmpli bf,1,ra,ui
Compare logical doubleword	cmpld bf,ra,rb	cmpl bf,1,ra,rb

### Examples

1. Compare register Rx and immediate value 100 as unsigned 64-bit integers and place result into CR0.

cmpldi Rx,100 (equivalent to: cmpli 0,1,Rx,100)

2. Same as (1), but place result into CR4.

cmpldi cr4,Rx,100 (equivalent to: cmpli 4,1,Rx,100)

3. Compare registers Rx and Ry as signed 64-bit integers and place result into CR0.

cmpd Rx,Ry (equivalent to: cmp 0,1,Rx,Ry)

## B.5.2 Word Comparisons

Table 7: Word compare mnemonics		
Operation	Extended Mnemonic	Equivalent to
Compare word immediate	cmpwi bf,ra,si	cmpi bf,0,ra,si
Compare word	cmpw bf,ra,rb	cmp bf,0,ra,rb
Compare logical word immediate	cmplwi bf,ra,ui	cmpli bf,0,ra,ui
Compare logical word	cmplw bf,ra,rb	cmpl bf,0,ra,rb

### Examples

1. Compare bits 32:63 of register Rx and immediate value 100 as signed 32-bit integers and place result into CR0.

cmpwi Rx,100 (equivalent to: cmpi 0,0,Rx,100)

2. Same as (1), but place result into CR4.

cmpwi cr4,Rx,100 (equivalent to: cmpi 4,0,Rx,100)

3. Compare bits 32:63 of registers Rx and Ry as unsigned 32-bit integers and place result into CR0.

cmplw Rx,Ry (equivalent to: cmpl 0,0,Rx,Ry)

## B.6 Trap Mnemonics

The mnemonics defined in Table 8 are variations of the *Trap* instructions, with the most useful values of TO represented in the mnemonic rather than specified as a numeric operand.

A standard set of codes has been adopted for the most common combinations of trap conditions.

Code	Meaning	TO encoding	<	>	=	< <sup>u</sup>	> <sup>u</sup>
lt	Less than	16	1	0	0	0	0
le	Less than or equal	20	1	0	1	0	0
eq	Equal	4	0	0	1	0	0
ge	Greater than or equal	12	0	1	1	0	0
gt	Greater than	8	0	1	0	0	0
nl	Not less than	12	0	1	1	0	0
ne	Not equal	24	1	1	0	0	0
ng	Not greater than	20	1	0	1	0	0
llt	Logically less than	2	0	0	0	1	0
lle	Logically less than or equal	6	0	0	1	1	0
lge	Logically greater than or equal	5	0	0	1	0	1
lgt	Logically greater than	1	0	0	0	0	1
lnl	Logically not less than	5	0	0	1	0	1
lng	Logically not greater than	6	0	0	1	1	0
u	Unconditionally with parameters	31	1	1	1	1	1
(none)	Unconditional	31	1	1	1	1	1

These codes are reflected in the mnemonics shown in Table 8.

Trap Semantics	64-bit Comparison		32-bit Comparison	
	<i>tdi</i> Immediate	<i>td</i> Register	<i>twi</i> Immediate	<i>tw</i> Register
Trap unconditionally	-	-	-	trap
Trap unconditionally with parameters	tdui	tdu	twui	twu
Trap if less than	tdlti	tdlt	twlti	twlt
Trap if less than or equal	tdlei	tdle	twlei	twle
Trap if equal	tdeqi	tdeq	tweqi	tweq
Trap if greater than or equal	tdgei	tdge	twgei	twge
Trap if greater than	tdgti	tdgt	twgti	twgt
Trap if not less than	tdnli	tdnl	twnli	twnl
Trap if not equal	tdnei	tdne	twnei	twne
Trap if not greater than	tdngi	tdng	twngi	twng
Trap if logically less than	tdllti	tdllt	twllti	twllt
Trap if logically less than or equal	tdlle	tdlle	twlle	twlle
Trap if logically greater than or equal	tdlgei	tdlge	twlgei	twlge
Trap if logically greater than	tdlgti	tdlgt	twlgti	twlgt
Trap if logically not less than	tdlnli	tdlnl	twlnli	twlnl
Trap if logically not greater than	tdlngi	tdlng	twlngi	twlng



## Examples

1. Trap if register Rx is not 0.

tdnei Rx,0 (equivalent to: tdi 24,Rx,0)

2. Same as (1), but comparison is to register Ry.

tdne Rx,Ry (equivalent to: td 24,Rx,Ry)

3. Trap if bits 32:63 of register Rx, considered as a 32-bit quantity, are logically greater than 0x7FF.

twlgti Rx,0x7FF (equivalent to: twi 1,Rx,0x7FF)

4. Trap unconditionally.

trap (equivalent to: tw 31,0,0)

5. Trap unconditionally with immediate parameters Rx and Ry

tdu Rx,Ry (equivalent to: td 31,Rx,Ry)

## B.7 Rotate and Shift Mnemonics

The *Rotate and Shift* instructions provide powerful and general ways to manipulate register contents, but can be difficult to understand. Extended mnemonics are provided that allow some of the simpler operations to be coded easily.

Mnemonics are provided for the following types of operation.

**Extract** Select a field of *n* bits starting at bit position *b* in the source register; left or right justify this field in the target register; clear all other bits of the target register to 0.

**Insert** Select a left-justified or right-justified field of *n* bits in the source register; insert this field starting at bit position *b* of the target register; leave other bits of the target register unchanged. (No extended mnemonic is provided for insertion of a left-justified field when operating on doublewords, because such an insertion requires more than one instruction.)

**Rotate** Rotate the contents of a register right or left *n* bits without masking.

**Shift** Shift the contents of a register right or left *n* bits, clearing vacated bits to 0 (logical shift).

**Clear** Clear the leftmost or rightmost *n* bits of a register to 0.

**Clear left and shift left**

Clear the leftmost *b* bits of a register, then shift the register left by *n* bits. This operation can be used to scale a (known nonnegative) array index by the width of an element.

### B.7.1 Operations on Doublewords

All these mnemonics can be coded with a final “.” to cause the Rc bit to be set in the underlying instruction.

Table 9: Doubleword rotate and shift mnemonics		
Operation	Extended Mnemonic	Equivalent to
Extract and left justify immediate	extldi ra,rs,n,b (n > 0)	rldicr ra,rs,b,n-1
Extract and right justify immediate	extrdi ra,rs,n,b (n > 0)	rldicl ra,rs,b+n,64-n
Insert from right immediate	insrdi ra,rs,n,b (n > 0)	rldimi ra,rs,64-(b+n),b
Rotate left immediate	rotldi ra,rs,n	rldicl ra,rs,n,0
Rotate right immediate	rotrdi ra,rs,n	rldicl ra,rs,64-n,0
Rotate left	rotld ra,rs,rb	rldcl ra,rs,rb,0
Shift left immediate	sldi ra,rs,n (n < 64)	rldicr ra,rs,n,63-n

Table 9: Doubleword rotate and shift mnemonics

Operation	Extended Mnemonic	Equivalent to
Shift right immediate	srdi ra,rs,n (n < 64)	rldicl ra,rs,64-n,n
Clear left immediate	clrldi ra,rs,n (n < 64)	rldicl ra,rs,0,n
Clear right immediate	clrrdi ra,rs,n (n < 64)	rldicr ra,rs,0,63-n
Clear left and shift left immediate	clrldi ra,rs,b,n (n ≤ b < 64)	rldic ra,rs,n,b-n

## Examples

1. Extract the sign bit (bit 0) of register Ry and place the result right-justified into register Rx.

extrdi Rx,Ry,1,0 (equivalent to: rldicl Rx,Ry,1,63)

2. Insert the bit extracted in (1) into the sign bit (bit 0) of register Rz.

insrdi Rz,Rx,1,0 (equivalent to: rldimi Rz,Rx,63,0)

3. Shift the contents of register Rx left 8 bits.

sldi Rx,Rx,8 (equivalent to: rldicr Rx,Rx,8,55)

4. Clear the high-order 32 bits of register Ry and place the result into register Rx.

clrldi Rx,Ry,32 (equivalent to: rldicl Rx,Ry,0,32)

## B.7.2 Operations on Words

All these mnemonics can be coded with a final “.” to cause the Rc bit to be set in the underlying instruction. The operations as described above apply to the low-order 32 bits of the registers, as if the registers were 32-bit registers. The Insert operations either preserve the high-order 32 bits of the target register or place rotated data there; the other operations clear these bits.

Table 10: Word rotate and shift mnemonics

Operation	Extended Mnemonic	Equivalent to
Extract and left justify immediate	extlwi ra,rs,n,b (n > 0)	rlwinm ra,rs,b,0,n-1
Extract and right justify immediate	extrwi ra,rs,n,b (n > 0)	rlwinm ra,rs,b+n,32-n,31
Insert from left immediate	inslwi ra,rs,n,b (n > 0)	rlwimi ra,rs,32-b,b,(b+n)-1
Insert from right immediate	insrwi ra,rs,n,b (n > 0)	rlwimi ra,rs,32-(b+n),b,(b+n)-1
Rotate left immediate	rotlwi ra,rs,n	rlwinm ra,rs,n,0,31
Rotate right immediate	rotrwi ra,rs,n	rlwinm ra,rs,32-n,0,31
Rotate left	rotlw ra,rs,rb	rlwnm ra,rs,rb,0,31
Shift left immediate	slwi ra,rs,n (n < 32)	rlwinm ra,rs,n,0,31-n
Shift right immediate	srwi ra,rs,n (n < 32)	rlwinm ra,rs,32-n,n,31
Clear left immediate	clrlwi ra,rs,n (n < 32)	rlwinm ra,rs,0,n,31
Clear right immediate	clrrwi ra,rs,n (n < 32)	rlwinm ra,rs,0,0,31-n
Clear left and shift left immediate	clrslwi ra,rs,b,n (n ≤ b < 32)	rlwinm ra,rs,n,b-n,31-n

## Examples

1. Extract the sign bit (bit 32) of register Ry and place the result right-justified into register Rx.

extrwi Rx,Ry,1,0 (equivalent to: rlwinm Rx,Ry,1,31,31)

2. Insert the bit extracted in (1) into the sign bit (bit 32) of register Rz.

insrwi Rz,Rx,1,0 (equivalent to: rlwimi Rz,Rx,31,0,0)

3. Shift the contents of register Rx left 8 bits, clearing the high-order 32 bits.

`slwi Rx,Rx,8` (equivalent to: `rlwinm Rx,Rx,8,0,23`)

4. Clear the high-order 16 bits of the low-order 32 bits of register Ry and place the result into register Rx, clearing the high-order 32 bits of register Rx.

`clrlwi Rx,Ry,16` (equivalent to: `rlwinm Rx,Ry,0,16,31`)

## B.8 Move To/From Special Purpose Register Mnemonics

The *mtspr* and *mfspir* instructions specify a Special Purpose Register (SPR) as a numeric operand. Extended mnemonics are provided that represent the SPR in the mnemonic rather than requiring it to be coded as an operand.

Table 11: Extended mnemonics for moving to/from an SPR

Special Purpose Register	Move To SPR		Move From SPR	
	Extended	Equivalent to	Extended	Equivalent to
Fixed-Point Exception Register (XER)	mtxer Rx	mtspr 1,Rx	mfxtsr Rx	mfspir Rx,1
Link Register (LR)	mtlr Rx	mtspr 8,Rx	mfldr Rx	mfspir Rx,8
Count Register (CTR)	mtctr Rx	mtspr 9,Rx	mfctr Rx	mfspir Rx,9

### Examples

1. Copy the contents of register Rx to the XER.

mtxer Rx (equivalent to: mtspr 1,Rx)

2. Copy the contents of the LR to register Rx.

mflr Rx (equivalent to: mfspr Rx,8)

3. Copy the contents of register Rx to the CTR.

mtctr Rx (equivalent to: mtspr 9,Rx)

## B.9 Miscellaneous Mnemonics

### No-op

Many PowerPC instructions can be coded in a way such that, effectively, no operation is performed. An extended mnemonic is provided for the preferred form of no-op. If an implementation performs any type of run-time optimization related to no-ops, the preferred form is the no-op that will trigger this.

nop (equivalent to: ori 0,0,0)

### Load Immediate

The *addi* and *addis* instructions can be used to load an immediate value into a register. Extended mnemonics are provided to convey the idea that no addition is being performed but merely data movement (from the immediate field of the instruction to a register).

Load a 16-bit signed immediate value into register Rx.

li Rx,value (equivalent to: addi Rx,0,value)

Load a 16-bit signed immediate value, shifted left by 16 bits, into register Rx.

lis Rx,value (equivalent to: addis Rx,0,value)

### Load Address

This mnemonic permits computing the value of a base-displacement operand, using the *addi* instruction which normally requires separate register and immediate operands.

la Rx,D(Ry) (equivalent to: addi Rx,Ry,D)

The **la** mnemonic is useful for obtaining the address of a variable specified by name, allowing the Assembler to supply the base register number and compute the displacement. If the variable *v* is located at offset *Dv* bytes from the address in register *Rv*, and the Assembler has been told to use register *Rv* as a base for references to the data structure containing *v*, then the following line causes the address of *v* to be loaded into register *Rx*.

la        Rx,v                    (equivalent to:    addi    Rx,Rv,Dv)

### Move Register

Several PowerPC instructions can be coded in a way such that they simply copy the contents of one register to another. An extended mnemonic is provided to convey the idea that no computation is being performed but merely data movement (from one register to another).

The following instruction copies the contents of register *Ry* to register *Rx*. This mnemonic can be coded with a final “.” to cause the *Rc* bit to be set in the underlying instruction.

mr        Rx,Ry                    (equivalent to:    or        Rx,Ry,Ry)

### Complement Register

Several PowerPC instructions can be coded in a way such that they complement the contents of one register and place the result into another register. An extended mnemonic is provided that allows this operation to be coded easily.

The following instruction complements the contents of register *Ry* and places the result into register *Rx*. This mnemonic can be coded with a final “.” to cause the *Rc* bit to be set in the underlying instruction.

not       Rx,Ry                    (equivalent to:    nor       Rx,Ry,Ry)

### Move To/From Condition Register

This mnemonic permits copying the contents of the low-order 32 bits of a GPR to the Condition Register, using the same style as the **mfcrr** instruction.

mtr       Rx                        (equivalent to:    mtrf    0xFF,Rx)

The following instructions may generate either the (old) **mtcrf** or **mfcrr** instructions or the (new) **mtocrf** or **mfocrf** instruction, respectively, depending on the target machine type assembler parameter.

mtcrf    FXM,Rx  
mfcrr     Rx

All three extended mnemonics in this subsection are being phased out. In future assemblers the form “mtr Rx” may not exist, and the **mtcrf** and **mfcrr** mnemonics may generate the old form instructions (with bit 11 = 0) regardless of the target machine type assembler parameter, or may cease to exist.









## Appendix C. Programming Examples

### C.1 Multiple-Precision Shifts

This section gives examples of how multiple-precision shifts can be programmed.

A multiple-precision shift is defined to be a shift of an N-doubleword quantity (64-bit mode) or an N-word quantity (32-bit mode), where  $N > 1$ . The quantity to be shifted is contained in N registers. The shift amount is specified either by an immediate value in the instruction, or by a value in a register.

The examples shown below distinguish between the cases  $N=2$  and  $N>2$ . If  $N=2$ , the shift amount may be in the range 0 through 127 (64-bit mode) or 0 through 63 (32-bit mode), which are the maximum ranges supported by the *Shift* instructions used. However if  $N>2$ , the shift amount must be in the range 0 through 63 (64-bit mode) or 0 through 31 (32-bit mode), in order for the examples to yield the desired result. The specific instance shown for  $N>2$  is  $N=3$ ; extending those code sequences to larger N is straightforward, as is reducing

them to the case  $N=2$  when the more stringent restriction on shift amount is met. For shifts with immediate shift amounts only the case  $N=3$  is shown, because the more stringent restriction on shift amount is always met.

In the examples it is assumed that GPRs 2 and 3 (and 4) contain the quantity to be shifted, and that the result is to be placed into the same registers, except for the immediate left shifts in 64-bit mode for which the result is placed into GPRs 3, 4, and 5. In all cases, for both input and result, the lowest-numbered register contains the highest-order part of the data and highest-numbered register contains the lowest-order part. For non-immediate shifts, the shift amount is assumed to be in GPR 6. For immediate shifts, the shift amount is assumed to be greater than 0. GPRs 0 and 31 are used as scratch registers.

For  $N>2$ , the number of instructions required is  $2N-1$  (immediate shifts) or  $3N-1$  (non-immediate shifts).

## Multiple-precision shifts in 64-bit mode

### Shift Left Immediate, N = 3 (shift amnt < 64)

rldicr	r5,r4,sh,63-sh
rldimi	r4,r3,0,sh
rldicl	r4,r4,sh,0
rldimi	r3,r2,0,sh
rldicl	r3,r3,sh,0

### Shift Left, N = 2 (shift amnt < 128)

subfic	r31,r6,64
sld	r2,r2,r6
srd	r0,r3,r31
or	r2,r2,r0
addi	r31,r6,-64
sld	r0,r3,r31
or	r2,r2,r0
sld	r3,r3,r6

### Shift Left, N = 3 (shift amnt < 64)

subfic	r31,r6,64
sld	r2,r2,r6
srd	r0,r3,r31
or	r2,r2,r0
sld	r3,r3,r6
srd	r0,r4,r31
or	r3,r3,r0
sld	r4,r4,r6

### Shift Right Immediate, N = 3 (shift amnt < 64)

rldimi	r4,r3,0,64-sh
rldicl	r4,r4,64-sh,0
rldimi	r3,r2,0,64-sh
rldicl	r3,r3,64-sh,0
rldicl	r2,r2,64-sh,sh

### Shift Right, N = 2 (shift amnt < 128)

subfic	r31,r6,64
srd	r3,r3,r6
sld	r0,r2,r31
or	r3,r3,r0
addi	r31,r6,-64
srd	r0,r2,r31
or	r3,r3,r0
srd	r2,r2,r6

### Shift Right, N = 3 (shift amnt < 64)

subfic	r31,r6,64
srd	r4,r4,r6
sld	r0,r3,r31
or	r4,r4,r0
srd	r3,r3,r6
sld	r0,r2,r31
or	r3,r3,r0
srd	r2,r2,r6

## Multiple-precision shifts in 32-bit mode

### Shift Left Immediate, N = 3 (shift amnt < 32)

rlwinm	r2,r2,sh,0,31-sh
rlwimi	r2,r3,sh,32-sh,31
rlwinm	r3,r3,sh,0,31-sh
rlwimi	r3,r4,sh,32-sh,31
rlwinm	r4,r4,sh,0,31-sh

### Shift Left, N = 2 (shift amnt < 64)

subfic	r31,r6,32
slw	r2,r2,r6
srw	r0,r3,r31
or	r2,r2,r0
addi	r31,r6,-32
slw	r0,r3,r31
or	r2,r2,r0
slw	r3,r3,r6

### Shift Left, N = 3 (shift amnt < 32)

subfic	r31,r6,32
slw	r2,r2,r6
srw	r0,r3,r31
or	r2,r2,r0
slw	r3,r3,r6
srw	r0,r4,r31
or	r3,r3,r0
slw	r4,r4,r6

### Shift Right Immediate, N = 3 (shift amnt < 32)

rlwinm	r4,r4,32-sh,sh,31
rlwimi	r4,r3,32-sh,0,sh-1
rlwinm	r3,r3,32-sh,sh,31
rlwimi	r3,r2,32-sh,0,sh-1
rlwinm	r2,r2,32-sh,sh,31

### Shift Right, N = 2 (shift amnt < 64)

subfic	r31,r6,32
srw	r3,r3,r6
slw	r0,r2,r31
or	r3,r3,r0
addi	r31,r6,-32
srw	r0,r2,r31
or	r3,r3,r0
srw	r2,r2,r6

### Shift Right, N = 3 (shift amnt < 32)

subfic	r31,r6,32
srw	r4,r4,r6
slw	r0,r3,r31
or	r4,r4,r0
srw	r3,r3,r6
slw	r0,r2,r31
or	r3,r3,r0
srw	r2,r2,r6

**Multiple-precision shifts in 64-bit mode, continued****Shift Right Algebraic Immediate, N = 3 (shift amnt < 64)**

rldimi	r4,r3,0,64-sh
rldicl	r4,r4,64-sh,0
rldimi	r3,r2,0,64-sh
rldicl	r3,r3,64-sh,0
sradi	r2,r2,sh

**Shift Right Algebraic, N = 2 (shift amnt < 128)**

subfic	r31,r6,64
srd	r3,r3,r6
sld	r0,r2,r31
or	r3,r3,r0
addic.	r31,r6,-64
sradi	r0,r2,r31
ble	\$+8
ori	r3,r0,0
sradi	r2,r2,r6

**Shift Right Algebraic, N = 3 (shift amnt < 64)**

subfic	r31,r6,64
srd	r4,r4,r6
sld	r0,r3,r31
or	r4,r4,r0
srd	r3,r3,r6
sld	r0,r2,r31
or	r3,r3,r0
sradi	r2,r2,r6

**Multiple-precision shifts in 32-bit mode, continued****Shift Right Algebraic Immediate, N = 3 (shift amnt < 32)**

rlwinm	r4,r4,32-sh,sh,31
rlwimi	r4,r3,32-sh,0,sh-1
rlwinm	r3,r3,32-sh,sh,31
rlwimi	r3,r2,32-sh,0,sh-1
srawi	r2,r2,sh

**Shift Right Algebraic, N = 2 (shift amnt < 64)**

subfic	r31,r6,32
srw	r3,r3,r6
slw	r0,r2,r31
or	r3,r3,r0
addic.	r31,r6,-32
sraw	r0,r2,r31
ble	\$+8
ori	r3,r0,0
sraw	r2,r2,r6

**Shift Right Algebraic, N = 3 (shift amnt < 32)**

subfic	r31,r6,32
srw	r4,r4,r6
slw	r0,r3,r31
or	r4,r4,r0
srw	r3,r3,r6
slw	r0,r2,r31
or	r3,r3,r0
sraw	r2,r2,r6

## C.2 Floating-Point Conversions

This section gives examples of how the *Floating-Point Conversion* instructions can be used to perform various conversions.

**Warning:** Some of the examples use the optional *fsel* instruction. Care must be taken in using *fsel* if IEEE compatibility is required, or if the values being tested can be NaNs or infinities; see Section C.3.4, “Notes” on page 172.

### C.2.1 Conversion from Floating-Point Number to Floating-Point Integer

The full *convert to floating-point integer* function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1 and the result is returned in FPR 3.

```
mtfsb0    23          #clear VXCVI
ctid[z]   f3,f1       #convert to fx int
fcfid     f3,f3       #convert back again
mcrfs     7,5         #VXCVI to CR
bf        31,$+8      #skip if VXCVI was 0
fmr       f3,f1       #input was fp int
```

### C.2.2 Conversion from Floating-Point Number to Signed Fixed-Point Integer Doubleword

The full *convert to signed fixed-point integer doubleword* function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the result is returned in GPR 3, and a doubleword at displacement “disp” from the address in GPR 1 can be used as scratch space.

```
fctid[z]   f2,f1       #convert to dword int
stfd      f2,disp(r1)  #store float
ld        r3,disp(r1)  #load dword
```

### C.2.3 Conversion from Floating-Point Number to Unsigned Fixed-Point Integer Doubleword

The full *convert to unsigned fixed-point integer doubleword* function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the value 0 is in FPR 0, the value  $2^{64}-2048$  is in FPR 3, the value  $2^{63}$  is in FPR 4 and GPR 4, the result is returned in GPR 3, and a doubleword at displacement “disp” from the address in GPR 1 can be used as scratch space.

```
fsel      f2,f1,f1,f0  #use 0 if < 0
fsub      f5,f3,f1     #use max if > max
fsel      f2,f5,f2,f3
fsub      f5,f2,f4     #subtract 2**63
fcmphu    cr2,f2,f4    #use diff if >= 2**63
fsel      f2,f5,f5,f2
fctid[z]   f2,f2       #convert to fx int
stfd      f2,disp(r1)  #store float
ld        r3,disp(r1)  #load dword
blt       cr2,$+8      #add 2**63 if input
add       r3,r3,r4     # was >= 2**63
```

### C.2.4 Conversion from Floating-Point Number to Signed Fixed-Point Integer Word

The full *convert to signed fixed-point integer word* function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the result is returned in GPR 3, and a doubleword at displacement “disp” from the address in GPR 1 can be used as scratch space.

```
fctiw[z]   f2,f1       #convert to fx int
stfd      f2,disp(r1)  #store float
lwa       r3,disp+4(r1) #load word algebraic
```

## C.2.5 Conversion from Floating-Point Number to Unsigned Fixed-Point Integer Word

The full *convert to unsigned fixed-point integer word* function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the value 0 is in FPR 0, the value  $2^{32}-1$  is in FPR 3, the result is returned in GPR 3, and a doubleword at displacement “disp” from the address in GPR 1 can be used as scratch space.

```
fsel    f2,f1,f1,f0    #use 0 if < 0
fsub    f4,f3,f1        #use max if > max
fsel    f2,f4,f2,f3
fctid[z] f2,f2          #convert to fx int
stfd    f2,disp(r1)    #store float
lwz     r3,disp+4(r1)  #load word and zero
```

## C.2.6 Conversion from Signed Fixed-Point Integer Doubleword to Floating-Point Number

The full *convert from signed fixed-point integer doubleword* function, using the rounding mode specified by  $\text{FPSCR}_{\text{RN}}$ , can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the result is returned in FPR 1, and a doubleword at displacement “disp” from the address in GPR 1 can be used as scratch space.

```
std     r3,disp(r1)    #store dword
lfd     f1,disp(r1)    #load float
fcfid   f1,f1          #convert to fp int
```

## C.2.7 Conversion from Unsigned Fixed-Point Integer Doubleword to Floating-Point Number

The full *convert from unsigned fixed-point integer doubleword* function, using the rounding mode specified by  $\text{FPSCR}_{\text{RN}}$ , can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the value  $2^{32}$  is in FPR 4, the result is returned in FPR 1, and two doublewords at displacement “disp” from the address in GPR 1 can be used as scratch space.

```
rldicl  r2,r3,32,32    #isolate high half
rldicl  r0,r3,0,32     #isolate low half
std     r2,disp(r1)    #store dword both
std     r0,disp+8(r1)
lfd     f2,disp(r1)    #load float both
lfd     f1,disp+8(r1)
fcfid   f2,f2          #convert each half to
fcfid   f1,f1          # fp int (exact result)
fmadd   f1,f4,f2,f1    #(2**32)*high + low
```

An alternative, shorter, sequence can be used if rounding according to  $\text{FSCPR}_{\text{RN}}$  is desired and  $\text{FPSCR}_{\text{RN}}$  specifies *Round toward +Infinity* or *Round toward -Infinity*, or if it is acceptable for the rounded answer to be either of the two representable floating-point integers nearest to the given fixed-point integer. In this case the full *convert from unsigned fixed-point integer doubleword* function can be implemented with the sequence shown below, assuming the value  $2^{64}$  is in FPR 2.

```
std     r3,disp(r1)    #store dword
lfd     f1,disp(r1)    #load float
fcfid   f1,f1          #convert to fp int
fadd    f4,f1,f2        #add 2**64
fsel    f1,f1,f1,f4     # if r3 < 0
```

## C.2.8 Conversion from Signed Fixed-Point Integer Word to Floating-Point Number

The full *convert from signed fixed-point integer word* function can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the result is returned in FPR 1, and a doubleword at displacement “disp” from the address in GPR 1 can be used as scratch space. (The result is exact.)

```
extsw   r3,r3          #extend sign
std     r3,disp(r1)    #store dword
lfd     f1,disp(r1)    #load float
fcfid   f1,f1          #convert to fp int
```

## C.2.9 Conversion from Unsigned Fixed-Point Integer Word to Floating-Point Number

The full *convert from unsigned fixed-point integer word* function can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the result is returned in FPR 1, and a doubleword at displacement “disp” from the address in GPR 1 can be used as scratch space. (The result is exact.)

```
rldicl  r0,r3,0,32     #zero-extend
std     r0,disp(r1)    #store dword
lfd     f1,disp(r1)    #load float
fcfid   f1,f1          #convert to fp int
```

## C.3 Floating-Point Selection

This section gives examples of how the optional *Floating Select* instruction can be used to implement floating-point minimum and maximum functions, and certain simple forms of if-then-else constructions, without branching.

The examples show program fragments in an imaginary, C-like, high-level programming language, and the corresponding program fragment using ***fsel*** and other PowerPC instructions. In the examples, *a*, *b*, *x*, *y*, and

*z* are floating-point variables, which are assumed to be in FPRs *fa*, *fb*, *fx*, *fy*, and *fz*. FPR *fs* is assumed to be available for scratch space.

Additional examples can be found in Section C.2, “Floating-Point Conversions” on page 170.

**Warning:** Care must be taken in using ***fsel*** if IEEE compatibility is required, or if the values being tested can be NaNs or infinities; see Section C.3.4.

### C.3.1 Comparison to Zero

High-level language:	PowerPC:	Notes
if $a \geq 0.0$ then $x \leftarrow y$ else $x \leftarrow z$	<b><i>fsel</i></b> <i>fx</i> , <i>fa</i> , <i>fy</i> , <i>fz</i>	(1)
if $a > 0.0$ then $x \leftarrow y$ else $x \leftarrow z$	<b><i>fneg</i></b> <i>fs</i> , <i>fa</i> <b><i>fsel</i></b> <i>fx</i> , <i>fs</i> , <i>fz</i> , <i>fy</i>	(1, 2)
if $a = 0.0$ then $x \leftarrow y$ else $x \leftarrow z$	<b><i>fsel</i></b> <i>fx</i> , <i>fa</i> , <i>fy</i> , <i>fz</i> <b><i>fneg</i></b> <i>fs</i> , <i>fa</i> <b><i>fsel</i></b> <i>fx</i> , <i>fs</i> , <i>fx</i> , <i>fz</i>	(1)

### C.3.2 Minimum and Maximum

High-level language:	PowerPC:	Notes
$x \leftarrow \min(a, b)$	<b><i>fsub</i></b> <i>fs</i> , <i>fa</i> , <i>fb</i> <b><i>fsel</i></b> <i>fx</i> , <i>fs</i> , <i>fb</i> , <i>fa</i>	(3, 4, 5)
$x \leftarrow \max(a, b)$	<b><i>fsub</i></b> <i>fs</i> , <i>fa</i> , <i>fb</i> <b><i>fsel</i></b> <i>fx</i> , <i>fs</i> , <i>fa</i> , <i>fb</i>	(3, 4, 5)

### C.3.3 Simple if-then-else Constructions

High-level language:	PowerPC:	Notes
if $a \geq b$ then $x \leftarrow y$ else $x \leftarrow z$	<b><i>fsub</i></b> <i>fs</i> , <i>fa</i> , <i>fb</i> <b><i>fsel</i></b> <i>fx</i> , <i>fs</i> , <i>fy</i> , <i>fz</i>	(4, 5)
if $a > b$ then $x \leftarrow y$ else $x \leftarrow z$	<b><i>fsub</i></b> <i>fs</i> , <i>fb</i> , <i>fa</i> <b><i>fsel</i></b> <i>fx</i> , <i>fs</i> , <i>fz</i> , <i>fy</i>	(3, 4, 5)
if $a = b$ then $x \leftarrow y$ else $x \leftarrow z$	<b><i>fsub</i></b> <i>fs</i> , <i>fa</i> , <i>fb</i> <b><i>fsel</i></b> <i>fx</i> , <i>fs</i> , <i>fy</i> , <i>fz</i> <b><i>fneg</i></b> <i>fs</i> , <i>fs</i> <b><i>fsel</i></b> <i>fx</i> , <i>fs</i> , <i>fx</i> , <i>fz</i>	(4, 5)

### C.3.4 Notes

The following Notes apply to the preceding examples and to the corresponding cases using the other three arithmetic relations ( $<$ ,  $\leq$ , and  $\neq$ ). They should also be considered when any other use of ***fsel*** is contemplated.

In these Notes, the “optimized program” is the PowerPC program shown, and the “unoptimized program” (not shown) is the corresponding PowerPC program that uses ***fcmphu*** and *Branch Conditional* instructions instead of ***fsel***.

1. The unoptimized program affects the VXSNNAN bit of the FPSCR, and therefore may cause the system error handler to be invoked if the corresponding exception is enabled, while the optimized program does not affect this bit. This property of the optimized program is incompatible with the IEEE standard.
2. The optimized program gives the incorrect result if *a* is a NaN.
3. The optimized program gives the incorrect result if *a* and/or *b* is a NaN (except that it may give the correct result in some cases for the minimum and maximum functions, depending on how those functions are defined to operate on NaNs).
4. The optimized program gives the incorrect result if *a* and *b* are infinities of the same sign. (Here it is assumed that Invalid Operation Exceptions are disabled, in which case the result of the subtraction is a NaN. The analysis is more complicated if Invalid Operation Exceptions are enabled, because in that case the target register of the subtraction is unchanged.)
5. The optimized program affects the OX, UX, XX, and VXISI bits of the FPSCR, and therefore may cause the system error handler to be invoked if the corresponding exceptions are enabled, while the unoptimized program does not affect these bits. This property of the optimized program is incompatible with the IEEE standard.

## Appendix D. Cross-Reference for Changed POWER Mnemonics

The following table lists the POWER instruction mnemonics that have been changed in the PowerPC Architecture, sorted by POWER mnemonic.

To determine the PowerPC mnemonic for one of these POWER mnemonics, find the POWER mnemonic in the second column of the table: the remainder of the line gives the PowerPC mnemonic and the page or Book in which the instruction is described, as well as the instruction names. A page number is shown for instructions that are defined in this Book (Book I, *PowerPC User Instruction Set Architecture*), and the Book

number is shown for instructions that are defined in other Books (Book II, *PowerPC Virtual Environment Architecture*, and Book III, *PowerPC Operating Environment Architecture*). If an instruction is defined in more than one of these Books, the lowest-numbered Book is used.

POWER mnemonics that have not changed are not listed. POWER instruction names that are the same in PowerPC are not repeated; i.e., for these, the last column of the table is blank.

Page / Bk	POWER		PowerPC	
	Mnemonic	Instruction	Mnemonic	Instruction
53	a[o][.]	Add	addc[o][.]	Add Carrying
54	ae[o][.]	Add Extended	adde[o][.]	
52	ai	Add Immediate	addic	Add Immediate Carrying
52	ai.	Add Immediate and Record	addic.	Add Immediate Carrying and Record
54	ame[o][.]	Add To Minus One Extended	addme[o][.]	Add to Minus One Extended
65	andil.	AND Immediate Lower	andi.	AND Immediate
65	andiu.	AND Immediate Upper	andis.	AND Immediate Shifted
55	aze[o][.]	Add To Zero Extended	addze[o][.]	Add to Zero Extended
25	bcc[l]	Branch Conditional to Count Register	bcctr[l]	
25	bcr[l]	Branch Conditional to Link Register	bclr[l]	
51	cal	Compute Address Lower	addi	Add Immediate
51	cau	Compute Address Upper	addis	Add Immediate Shifted
52	cax[o][.]	Compute Address	add[o][.]	Add
70	cntlz[.]	Count Leading Zeros	cntlzw[.]	Count Leading Zeros Word
II	dclz	Data Cache Line Set to Zero	dcbz	Data Cache Block set to Zero
II	dcs	Data Cache Synchronize	sync	Synchronize
69	exts[.]	Extend Sign	extsh[.]	Extend Sign Halfword
111	fa[.]	Floating Add	fadd[.]	
112	fd[.]	Floating Divide	fdiv[.]	
112	fm[.]	Floating Multiply	fmul[.]	
113	fma[.]	Floating Multiply-Add	fmadd[.]	
113	fms[.]	Floating Multiply-Subtract	fmsub[.]	
114	fnma[.]	Floating Negative Multiply-Add	fnmadd[.]	
114	fnms[.]	Floating Negative Multiply-Subtract	fnmsub[.]	
111	fs[.]	Floating Subtract	fsub[.]	
II	ics	Instruction Cache Synchronize	isync	Instruction Synchronize
37	l	Load	lwz	Load Word and Zero
44	lbrx	Load Byte-Reverse Indexed	lwbrx	Load Word Byte-Reverse Indexed
46	lm	Load Multiple	lmw	Load Multiple Word
48	lsi	Load String Immediate	lswi	Load String Word Immediate
48	lsx	Load String Indexed	lswx	Load String Word Indexed
37	lu	Load with Update	lwzu	Load Word and Zero with Update
37	lux	Load with Update Indexed	lwzux	Load Word and Zero with Update
				Indexed
37	lx	Load Indexed	lwzx	Load Word and Zero Indexed

Page / Bk	POWER		PowerPC	
	Mnemonic	Instruction	Mnemonic	Instruction
III	mtsri	Move To Segment Register Indirect	mtsrin	
56	muli	Multiply Immediate	mulli	Multiply Low Immediate
56	muls[o][.]	Multiply Short	mullw[o][.]	Multiply Low Word
66	oril	OR Immediate Lower	ori	OR Immediate
66	oriu	OR Immediate Upper	oris	OR Immediate Shifted
76	rlimi[.]	Rotate Left Immediate Then Mask Insert	rlwimi[.]	Rotate Left Word Immediate then Mask Insert
73	rlinm[.]	Rotate Left Immediate Then AND With Mask	rlwinm[.]	Rotate Left Word Immediate then AND with Mask
75	rlnm[.]	Rotate Left Then AND With Mask	rlwnm[.]	Rotate Left Word then AND with Mask
53	sf[o][.]	Subtract From	subfc[o][.]	Subtract From Carrying
54	sfe[o][.]	Subtract From Extended	subfe[o][.]	
53	sfi	Subtract From Immediate	subfic	Subtract From Immediate Carrying
54	sfme[o][.]	Subtract From Minus One Extended	subfme[o][.]	
55	sfze[o][.]	Subtract From Zero Extended	subfze[o][.]	
77	sl[.]	Shift Left	slw[.]	Shift Left Word
78	sr[.]	Shift Right	srw[.]	Shift Right Word
80	sra[.]	Shift Right Algebraic	sraw[.]	Shift Right Algebraic Word
79	srai[.]	Shift Right Algebraic Immediate	srawi[.]	Shift Right Algebraic Word Immediate
42	st	Store	stw	Store Word
45	stbrx	Store Byte-Reverse Indexed	stwbrx	Store Word Byte-Reverse Indexed
46	stm	Store Multiple	stmw	Store Multiple Word
49	stsi	Store String Immediate	stswi	Store String Word Immediate
49	stsx	Store String Indexed	stswx	Store String Word Indexed
42	stu	Store with Update	stwu	Store Word with Update
42	stux	Store with Update Indexed	stwux	Store Word with Update Indexed
42	stx	Store Indexed	stwx	Store Word Indexed
26	svca	Supervisor Call	sc	System Call
64	t	Trap	tw	Trap Word
63	ti	Trap Immediate	twi	Trap Word Immediate
III	tlbi	TLB Invalidate Entry	tlbie	
66	xoril	XOR Immediate Lower	xori	XOR Immediate
66	xoriu	XOR Immediate Upper	xoris	XOR Immediate Shifted



## Appendix E. Incompatibilities with the POWER Architecture

This appendix identifies the known incompatibilities that must be managed in the migration from the POWER Architecture to the PowerPC Architecture. Some of the incompatibilities can, at least in principle, be detected by the processor, which could trap and let software simulate the POWER operation. Others cannot be detected by the processor even in principle.

In general, the incompatibilities identified here are those that affect a POWER application program; incompatibilities for instructions that can be used only by POWER system programs are not necessarily discussed.

---

### E.1 New Instructions, Formerly Privileged Instructions

Instructions new to PowerPC typically use opcode values (including extended opcode) that are illegal in POWER. A few instructions that are privileged in POWER (e.g., **dclz**, called **dcbz** in PowerPC) have been made nonprivileged in PowerPC. Any POWER program that executes one of these now-valid or now-nonprivileged instructions, expecting to cause the system illegal instruction error handler or the system privileged instruction error handler to be invoked, will not execute correctly on PowerPC.

### E.2 Newly Privileged Instructions

The following instructions are nonprivileged in POWER but privileged in PowerPC.

*mfmsr*  
*mfsr*

### E.3 Reserved Fields in Instructions

These fields are shown with “/”s in the instruction layouts. In both POWER and PowerPC these fields are ignored by the processor. The PowerPC Architecture states that these fields must contain zero. The POWER Architecture lacks such a statement, but it is expected that essentially all POWER programs contain zero in these fields.

In several cases the PowerPC Architecture assumes that reserved fields in POWER instructions indeed contain zero. The cases include the following.

- **bclrl** and **bcctr** assume that bits 19:20 in the POWER instructions contain zero.
- **cmpi**, **cmp**, **cmpli**, and **cmpl** assume that bit 10 in the POWER instructions contains zero.
- **mtspr** and **mfspr** assume that bits 16:20 in the POWER instructions contain zero.
- **mtcrf** and **mfcrr** assume that bit 11 in the POWER instructions is contains zero.
- **Synchronize** assumes that bits 9:10 in the POWER instruction (**dcs**) contain zero. (This assumption provides compatibility for application programs, but not necessarily for operating system programs; see Section E.22.)
- **mtmsr** assumes that bit 15 in the POWER instruction contains zero.

### E.4 Reserved Bits in Registers

Both POWER and PowerPC permit software to write any value to these bits. However in POWER reading such a bit always returns 0, while in PowerPC reading it may return either 0 or the value that was last written to it.

### E.5 Alignment Check

The POWER MSR AL bit (bit 24) is no longer supported; the corresponding PowerPC MSR bit, bit 56, is reserved. The low-order bits of the EA are always used. (Notice that the value 0 -- the normal value for a reserved bit -- means “ignore the low-order EA bits” in POWER, and the value 1 means “use the low-order EA

bits".) POWER-compatible operating system code will probably write the value 1 to this bit.

## E.6 Condition Register

The following instructions specify a field in the CR explicitly (via the BF field) and also, in POWER, use bit 31 as the Record bit. In PowerPC, bit 31 is a reserved field for these instructions and is ignored by the processor. In POWER, if bit 31 contains 1 the instructions execute normally (i.e., as if the bit contained 0) except as follows:

**cmp** CR0 is undefined if Rc=1 and BF≠0  
**cmpl** CR0 is undefined if Rc=1 and BF≠0  
**mcrxr** CR0 is undefined if Rc=1 and BF≠0  
**fcmpu** CR1 is undefined if Rc=1  
**fcmpo** CR1 is undefined if Rc=1  
**mcrfs** CR1 is undefined if Rc=1 and BF≠1

## E.7 LK and Rc Bits

For the instructions listed below, if bit 31 (LK or Rc bit in POWER) contains 1, in POWER the instruction executes as if the bit contained 0 except as follows: if LK=1, the Link Register is set (to an undefined value, except for **svc**); if Rc=1, Condition Register Field 0 or 1 is set to an undefined value. In PowerPC, bit 31 is a reserved field for these instructions and is ignored by the processor.

PowerPC instructions for which bit 31 is the LK bit in POWER:

**sc** (**svc** in POWER)  
the *Condition Register Logical* instructions  
**mcrf**  
**isync** (**ics** in POWER)

PowerPC instructions for which bit 31 is the Rc bit in POWER:

fixed-point X-form *Load* and *Store* instructions  
fixed-point X-form *Compare* instructions  
the X-form *Trap* instruction  
**mtspr**, **mfspr**, **mtcrf**, **mcrxr**, **mfcrr**, **mtocrf**, **mfcrrf**  
floating-point X-form *Load* and *Store* instructions  
floating-point *Compare* instructions  
**mcrfs**  
**dcbz** (**dclz** in POWER)

## E.8 BO Field

POWER shows certain bits in the BO field -- used by *Branch Conditional* instructions -- as "x". Although the POWER Architecture does not say how these bits are

to be interpreted, they are in fact ignored by the processor.

PowerPC shows these bits as "z", "a", or "t". The "z" bits are ignored, as in POWER. However, the "a" and "t" bits can be used by software to provide a hint about how the branch is likely to behave. If a POWER program has the "wrong" value for these bits, the program will produce the same results as on POWER but performance may be affected.

## E.9 BH Field

Bits 19:20 of the *Branch Conditional to Link Register* and *Branch Conditional to Count Register* instructions are reserved in POWER but are defined as a branch hint (BH) field in PowerPC. Because these bits are hints, they may affect performance but do not affect the results of executing the instruction.

## E.10 Branch Conditional to Count Register

For the case in which the Count Register is decremented and tested (i.e., the case in which BO<sub>2</sub>=0), POWER specifies only that the branch target address is undefined, with the implication that the Count Register, and the Link Register if LK=1, are updated in the normal way. PowerPC specifies that this instruction form is invalid.

## E.11 System Call

There are several respects in which PowerPC is incompatible with POWER for *System Call* instructions — which in POWER are called *Supervisor Call* instructions.

- POWER provides a version of the *Supervisor Call* instruction (bit 30 = 0) that allows instruction fetching to continue at any one of 128 locations. It is used for "fast SVCs". PowerPC provides no such version: if bit 30 of the instruction is 0 the instruction form is invalid.
- POWER provides a version of the *Supervisor Call* instruction (bits 30:31 = 0b11) that resumes instruction fetching at one location and sets the Link Register to the address of the next instruction. PowerPC provides no such version: bit 31 is a reserved field.
- For POWER, information from the MSR is saved in the Count Register. For PowerPC this information is saved in SRR1.
- In POWER bits 16:19 and 27:29 of the instruction comprise defined instruction fields or a portion

thereof, while in PowerPC these bits comprise reserved fields.

- In POWER bits 20:26 of the instruction comprise a portion of the SV field, while in PowerPC these bits comprise the LEV field.
- POWER saves the low-order 16 bits of the instruction, in the Count Register. PowerPC does not save them.
- The settings of MSR bits by the associated interrupt differ between POWER and PowerPC; see *POWER Processor Architecture* and Book III, *PowerPC Operating Environment Architecture*.

## E.12 Fixed-Point Exception Register (XER)

Bits 48:55 of the XER are reserved in PowerPC, while in POWER the corresponding bits (16:23) are defined and contain the comparison byte for the *lscbx* instruction (which PowerPC lacks).

## E.13 Update Forms of Storage Access Instructions

PowerPC requires that RA not be equal to either RT (fixed-point *Load* only) or 0. If the restriction is violated the instruction form is invalid. POWER permits these cases, and simply avoids saving the EA.

## E.14 Multiple Register Loads

PowerPC requires that RA, and RB if present in the instruction format, not be in the range of registers to be loaded, while POWER permits this and does not alter RA or RB in this case. (The PowerPC restriction applies even if RA=0, although there is no obvious benefit to the restriction in this case since RA is not used to compute the effective address if RA=0.) If the PowerPC restriction is violated, either the system illegal instruction error handler is invoked or the results are boundedly undefined. The instructions affected are:

***lmw*** (*lm* in POWER)  
***lswi*** (*lsi* in POWER)  
***lswx*** (*lsx* in POWER)

For example, an *lmw* instruction that loads all 32 registers is valid in POWER but is an invalid form in PowerPC.

## E.15 Load/Store Multiple Instructions

There are two respects in which PowerPC is incompatible with POWER for *Load Multiple* and *Store Multiple* instructions.

- If the EA is not word-aligned, in PowerPC either an Alignment exception occurs or the addressed bytes are loaded, while in POWER an Alignment interrupt occurs if  $MSR_{AL}=1$  (the low-order two bits of the EA are ignored if  $MSR_{AL}=0$ ).
- In PowerPC the instruction may be interrupted by a system-caused interrupt, while in POWER the instruction cannot be thus interrupted.

## E.16 Move Assist Instructions

There are several respects in which PowerPC is incompatible with POWER for *Move Assist* instructions.

- In PowerPC an *lswx* instruction with zero length leaves the contents of RT undefined (if  $RT \neq RA$  and  $RT \neq RB$ ) or is an invalid instruction form (if  $RT = RA$  or  $RT = RB$ ), while in POWER the corresponding instruction (*lsx*) is a no-op in these cases.
- In PowerPC an *lswx* instruction with zero length may alter the Reference bit, and a *stswx* instruction with zero length may alter the Reference and Change bits, while in POWER the corresponding instructions (*lsx* and *stsx*) do not alter the Reference and Change bits in this case.
- In PowerPC a *Move Assist* instruction may be interrupted by a system-caused interrupt, while in POWER the instruction cannot be thus interrupted.

## E.17 Move To/From SPR

There are several respects in which PowerPC is incompatible with POWER for *Move To/From Special Purpose Register* instructions.

- The SPR field is ten bits long in PowerPC, but only five in POWER (see also Section E.3, “Reserved Fields in Instructions”).
- *mfspr* can be used to read the Decrementer in problem state in POWER, but only in privileged state in PowerPC.
- If the SPR value specified in the instruction is not one of the defined values, POWER behaves as follows.
  - If the instruction is executed in problem state and  $SPR_0 = 1$ , a Privileged Instruction type Program interrupt occurs. No architected registers are altered except those set by the interrupt.
  - Otherwise no architected registers are altered.

In this same case, PowerPC behaves as follows.

- If the instruction is executed in problem state and  $spr_0 = 1$ , either an Illegal Instruction type Program interrupt or a Privileged Instruction type Program interrupt occurs. No architected registers are altered except those set by the interrupt.
- Otherwise either an Illegal Instruction type Program interrupt occurs (in which case no architected registers are altered except those set by the interrupt) or the results are boundedly undefined (or possibly undefined, for *mtspr*, see Book III).

## E.18 Effects of Exceptions on FPSCR Bits FR and FI

For the following cases, POWER does not specify how FR and FI are set, while PowerPC preserves them for Invalid Operation Exception caused by a *Compare* instruction, sets FI to 1 and FR to an undefined value for disabled Overflow Exception, and clears them otherwise.

- Invalid Operation Exception (enabled or disabled)
- Zero Divide Exception (enabled or disabled)
- Disabled Overflow Exception

## E.19 Store Floating-Point Single Instructions

There are several respects in which PowerPC is incompatible with POWER for *Store Floating-Point Single* instructions.

- POWER uses  $FPSCR_{UE}$  to help determine whether denormalization should be done, while PowerPC does not. Using  $FPSCR_{UE}$  is in fact incorrect: if  $FPSCR_{UE} = 1$  and a denormalized single-precision number is copied from one storage location to another by means of *lfs* followed by *stfs*, the two “copies” may not be the same.
- For an operand having an exponent that is less than 874 (unbiased exponent less than -149), POWER stores a zero (if  $FPSCR_{UE} = 0$ ) while PowerPC stores an undefined value.

## E.20 Move From FPSCR

POWER defines the high-order 32 bits of the result of *mffs* to be 0xFFFF\_FFFF, while PowerPC specifies that they are undefined.

## E.21 Zeroing Bytes in the Data Cache

The *dclz* instruction of POWER and the *dcbz* instruction of PowerPC have the same opcode. However, the functions differ in the following respects.

- *dclz* clears a line while *dcbz* clears a block.
- *dclz* saves the EA in RA (if  $RA \neq 0$ ) while *dcbz* does not.
- *dclz* is privileged while *dcbz* is not.

## E.22 Synchronization

The *Synchronize* instruction (called ***dcs*** in POWER) and the ***isync*** instruction (called ***ics*** in POWER) cause more pervasive synchronization in PowerPC than in POWER. However, unlike ***dcs***, *Synchronize* does not wait until data cache block writes caused by preceding instructions have been performed in main storage. Also, *Synchronize* has an L field while ***dcs*** does not, and some uses of the instruction by the operating system require L=2. (The L field corresponds to reserved bits in ***dcs*** and hence is expected to be zero in POWER programs; see Section E.3.)

## E.23 Move To Machine State Register Instruction

The ***mtmsr*** instruction has an L field in PowerPC but not in POWER. The function of the variant of ***mtmsr*** with L=1 differs from the function of the instruction in the POWER architecture in the following ways.

- In PowerPC, this variant of ***mtmsr*** modifies only the EE and RI bits of the MSR, while in the POWER ***mtmsr*** modifies all bits of the MSR.
- This variant of ***mtmsr*** is execution synchronizing in PowerPC but is context synchronizing in POWER. (The POWER architecture lacks PowerPC's distinction between execution synchronization and context synchronization. The statement in the POWER architecture specification that ***mtmsr*** is "synchronizing" is equivalent to stating that the instruction is context synchronizing.)

Also, ***mtmsr*** is optional in PowerPC but required in POWER.

## E.24 Direct-Store Segments

POWER's direct-store segments are not supported in PowerPC.

## E.25 Segment Register Manipulation Instructions

The definitions of the four *Segment Register Manipulation* instructions ***mtsr***, ***mtsrin***, ***mfsr***, and ***mfsrin*** differ in two respects between POWER and PowerPC. Instructions similar to ***mtsrin*** and ***mfsrin*** are called ***mtsri*** and ***mfsri*** in POWER.

privilege: ***mfsr*** and ***mfsri*** are problem state instructions in POWER, while ***mfsr*** and ***mfsrin*** are privileged in PowerPC.

function: the "indirect" instructions (***mtsri*** and ***mfsri***) in POWER use an RA register in

computing the Segment Register number, and the computed EA is stored into RA (if RA≠0 and RA≠RT), while in PowerPC ***mtsrin*** and ***mfsrin*** have no RA field and the EA is not stored.

***mtsr***, ***mtsrin*** (***mtsri***), and ***mfsr*** have the same opcodes in PowerPC as in POWER. ***mfsri*** (POWER) and ***mfsrin*** (PowerPC) have different opcodes.

Also, the *Segment Register Manipulation* instructions are required in POWER whereas they are optional in PowerPC.

## E.26 TLB Entry Invalidation

The ***tlbi*** instruction of POWER and the ***tlbie*** instruction of PowerPC have the same opcode. However, the functions differ in the following respects.

- ***tlbi*** computes the EA as (RA|0) + (RB), while ***tlbie*** lacks an RA field and computes the EA and related information as (RB).
- ***tlbi*** saves the EA in RA (if RA≠0), while ***tlbie*** lacks an RA field and does not save the EA.
- For ***tlbi*** the high-order 36 bits of RB are used in computing the EA, while for ***tlbie*** these bits contain additional information that is not directly related to the EA.
- ***tlbie*** has an L field, while ***tlbi*** does not.

Also, ***tlbi*** is required in POWER whereas ***tlbie*** is optional in PowerPC.

## E.27 Alignment Interrupts

Placing information about the interrupting instruction into the DSISR and the DAR when an Alignment interrupt occurs is optional in PowerPC but required in POWER.

## E.28 Floating-Point Interrupts

POWER uses MSR bit 20 to control the generation of interrupts for floating-point enabled exceptions, and PowerPC uses the corresponding MSR bit, bit 52, for the same purpose. However, in PowerPC this bit is part of a two-bit value that controls the occurrence, precision, and recoverability of the interrupt, while in POWER this bit is used independently to control the occurrence of the interrupt (in POWER all floating-point interrupts are precise).

## E.29 Timing Facilities

### E.29.1 Real-Time Clock

The POWER Real-Time Clock is not supported in PowerPC. Instead, PowerPC provides a Time Base. Both the RTC and the TB are 64-bit Special Purpose Registers, but they differ in the following respects.

- The RTC counts seconds and nanoseconds, while the TB counts “ticks”. The ticking rate of the TB is implementation-dependent.
- The RTC increments discontinuously: 1 is added to RTCU when the value in RTCL passes 999\_999\_999. The TB increments continuously: 1 is added to TBU when the value in TBL passes 0xFFFF\_FFFF.
- The RTC is written and read by the *mtspr* and *mfspr* instructions, using SPR numbers that denote the RTCU and RTCL. The TB is written by the *mtspr* instruction (using new SPR numbers), and read by the new *mftb* instruction.
- The SPR numbers that denote POWER’s RTCL and RTCU are invalid in PowerPC.
- The RTC is guaranteed to increment at least once in the time required to execute ten *Add Immediate* instructions. No analogous guarantee is made for the TB.
- Not all bits of RTCL need be implemented, while all bits of the TB must be implemented.

### E.29.2 Decrementer

The PowerPC Decrementer differs from the POWER Decrementer in the following respects.

- The PowerPC DEC decrements at the same rate that the TB increments, while the POWER DEC decrements every nanosecond (which is the same rate that the RTC increments).
- Not all bits of the POWER DEC need be implemented, while all bits of the PowerPC DEC must be implemented.
- The interrupt caused by the DEC has its own interrupt vector location in PowerPC, but is considered an External interrupt in POWER.

## E.30 Deleted Instructions

The following instructions are part of the POWER Architecture but have been dropped from the PowerPC Architecture.

<b><i>abs</i></b>	Absolute
<b><i>clcs</i></b>	Cache Line Compute Size
<b><i>clf</i></b>	Cache Line Flush
<b><i>cli</i> (*)</b>	Cache Line Invalidate
<b><i>dclst</i></b>	Data Cache Line Store
<b><i>div</i></b>	Divide
<b><i>divs</i></b>	Divide Short
<b><i>doz</i></b>	Difference Or Zero
<b><i>dozi</i></b>	Difference Or Zero Immediate
<b><i>lscbx</i></b>	Load String And Compare Byte Indexed
<b><i>maskg</i></b>	Mask Generate
<b><i>maskir</i></b>	Mask Insert From Register
<b><i>mfsri</i></b>	Move From Segment Register Indirect
<b><i>mul</i></b>	Multiply
<b><i>nabs</i></b>	Negative Absolute
<b><i>rac</i> (*)</b>	Real Address Compute
<b><i>rfi</i> (*)</b>	Return From Interrupt
<b><i>rfsvc</i></b>	Return From SVC
<b><i>rlmi</i></b>	Rotate Left Then Mask Insert
<b><i>rrib</i></b>	Rotate Right And Insert Bit
<b><i>sle</i></b>	Shift Left Extended
<b><i>sleq</i></b>	Shift Left Extended With MQ
<b><i>sliq</i></b>	Shift Left Immediate With MQ
<b><i>slliq</i></b>	Shift Left Long Immediate With MQ
<b><i>sllq</i></b>	Shift Left Long With MQ
<b><i>slq</i></b>	Shift Left With MQ
<b><i>sraiq</i></b>	Shift Right Algebraic Immediate With MQ
<b><i>sraq</i></b>	Shift Right Algebraic With MQ
<b><i>sre</i></b>	Shift Right Extended
<b><i>srea</i></b>	Shift Right Extended Algebraic
<b><i>sreq</i></b>	Shift Right Extended With MQ
<b><i>sriq</i></b>	Shift Right Immediate With MQ
<b><i>srlmq</i></b>	Shift Right Long Immediate With MQ
<b><i>srlq</i></b>	Shift Right Long With MQ
<b><i>srq</i></b>	Shift Right With MQ

(\*) This instruction is privileged.

**Note:** Many of these instructions use the MQ register. The MQ is not defined in the PowerPC Architecture.

## E.31 Discontinued Opcodes

The opcodes listed below are defined in the POWER Architecture but have been dropped from the PowerPC Architecture. The list contains the POWER mnemonic (MNEM), the primary opcode (PRI), and the extended opcode (XOP) if appropriate. The corresponding instructions are reserved in PowerPC.

MNEM	PRI	XOP
<b><i>abs</i></b>	31	360
<b><i>clcs</i></b>	31	531
<b><i>clf</i></b>	31	118
<b><i>cli</i> (*)</b>	31	502
<b><i>dclst</i></b>	31	630
<b><i>div</i></b>	31	331
<b><i>divs</i></b>	31	363
<b><i>doz</i></b>	31	264
<b><i>dozi</i></b>	09	-
<b><i>lscbx</i></b>	31	277
<b><i>maskg</i></b>	31	29
<b><i>maskir</i></b>	31	541
<b><i>mfsri</i></b>	31	627
<b><i>mul</i></b>	31	107
<b><i>nabs</i></b>	31	488
<b><i>rac</i> (*)</b>	31	818
<b><i>rfi</i> (*)</b>	19	50
<b><i>rfsvc</i></b>	19	82
<b><i>rlmi</i></b>	22	-
<b><i>rrib</i></b>	31	537
<b><i>sle</i></b>	31	153
<b><i>sleq</i></b>	31	217
<b><i>sliq</i></b>	31	184
<b><i>sllmq</i></b>	31	248
<b><i>sllq</i></b>	31	216
<b><i>slq</i></b>	31	152
<b><i>sraiq</i></b>	31	952
<b><i>sraq</i></b>	31	920
<b><i>sre</i></b>	31	665
<b><i>srea</i></b>	31	921
<b><i>sreq</i></b>	31	729
<b><i>sriq</i></b>	31	696
<b><i>srlmq</i></b>	31	760
<b><i>srlq</i></b>	31	728
<b><i>srq</i></b>	31	664

(\*) This instruction is privileged.

### Assembler Note

## E.32 POWER2 Compatibility

The POWER2 instruction set is a superset of the POWER instruction set. Some of the instructions added for POWER2 are included in the PowerPC Architecture. Those that have been renamed in the PowerPC Architecture are listed in this section, as are the new

POWER2 instructions that are not included in the PowerPC Architecture.

Other incompatibilities are also listed.

### E.32.1 Cross-Reference for Changed POWER2 Mnemonics

The following table lists the new POWER2 instruction mnemonics that have been changed in the PowerPC User Instruction Set Architecture, sorted by POWER2 mnemonic.

To determine the PowerPC mnemonic for one of these POWER2 mnemonics, find the POWER2 mnemonic in

the second column of the table: the remainder of the line gives the PowerPC mnemonic and the page on which the instruction is described, as well as the instruction names.

POWER2 mnemonics that have not changed are not listed.

Page	POWER2		PowerPC	
	Mnemonic	Instruction	Mnemonic	Instruction
117	<i>fcir</i> [:]	Floating Convert Double to Integer with Round	<i>fctiw</i> [:]	Floating Convert To Integer Word
117	<i>fcirz</i> [:]	Floating Convert Double to Integer with Round to Zero	<i>fctiwz</i> [:]	Floating Convert To Integer Word with round toward Zero

### E.32.2 Floating-Point Conversion to Integer

The *fcir* and *fcirz* instructions of POWER2 have the same opcodes as do the *fctiw* and *fctiwz* instructions, respectively, of PowerPC. However, the functions differ in the following respects.

- *fcir* and *fcirz* set the high-order 32 bits of the target FPR to 0xFFFF\_FFFF, while *fctiw* and *fctiwz* set them to an undefined value.
- Except for enabled Invalid Operation Exceptions, *fcir* and *fcirz* set the FPRF field of the FPSCR based on the result, while *fctiw* and *fctiwz* set it to an undefined value.
- *fcir* and *fcirz* do not affect the VXSNAN bit of the FPSCR, while *fctiw* and *fctiwz* do.
- *fcir* and *fcirz* set FPSCR<sub>XX</sub> to 1 for certain cases of “Large Operands” (i.e., operands that are too large to be represented as a 32-bit signed fixed-point integer), while *fctiw* and *fctiwz* do not alter it for any case of “Large Operand”. (The IEEE standard requires not altering it for “Large Operands”.)

### E.32.3 Floating-Point Interrupts

POWER2 uses MSR bits 20 and 23 to control the generation of interrupts for floating-point enabled exceptions, and PowerPC uses the corresponding MSR bits, bits 52 and 55, for the same purpose. However, in PowerPC these bits comprise a two-bit value that controls the occurrence, precision, and recoverability of the interrupt, while in POWER2 these bits are used independently to control the occurrence (bit 20) and the precision (bit 23) of the interrupt. Moreover, in PowerPC all floating-point interrupts are considered Program interrupts, while in POWER2 imprecise floating-point interrupts have their own interrupt vector location.

### E.32.4 Trace

The Trace interrupt vector location differs between the two architectures, and there are many other differences.



### E.32.5 Deleted Instructions

The following instructions are new in POWER2 implementations of the POWER Architecture but have been dropped from the PowerPC Architecture.

<b><i>lfq</i></b>	Load Floating-Point Quad
<b><i>lfqu</i></b>	Load Floating-Point Quad with Update
<b><i>lfqux</i></b>	Load Floating-Point Quad with Update Indexed
<b><i>lfqx</i></b>	Load Floating-Point Quad Indexed
<b><i>stfq</i></b>	Store Floating-Point Quad
<b><i>stfqu</i></b>	Store Floating-Point Quad with Update
<b><i>stfqux</i></b>	Store Floating-Point Quad with Update Indexed
<b><i>stfqx</i></b>	Store Floating-Point Quad Indexed

### E.32.6 Discontinued Opcodes

The opcodes listed below are new in POWER2 implementations of the POWER Architecture but have been dropped from the PowerPC Architecture. The list contains the POWER2 mnemonic (MNEM), the primary opcode (PRI), and the extended opcode (XOP) if appropriate. The corresponding instructions are either illegal or reserved in PowerPC; see Appendix I.

MNEM	PRI	XOP
<b><i>lfq</i></b>	56	-
<b><i>lfqu</i></b>	57	-
<b><i>lfqux</i></b>	31	823
<b><i>lfqx</i></b>	31	791
<b><i>stfq</i></b>	60	-
<b><i>stfqu</i></b>	61	-
<b><i>stfqux</i></b>	31	951
<b><i>stfqx</i></b>	31	919



## Appendix F. New Instructions

The following instructions in the PowerPC User Instruction Set Architecture are new; they are not in the POWER Architecture. The *fre[s]*, *frsqrt[s]*, *fsel*, and *fsqrt[s]* instructions are optional.

<i>cntlzd</i>	Count Leading Zeros Doubleword
<i>divd</i>	Divide Doubleword
<i>divdu</i>	Divide Doubleword Unsigned
<i>divw</i>	Divide Word
<i>divwu</i>	Divide Word Unsigned
<i>extsb</i>	Extend Sign Byte
<i>extsw</i>	Extend Sign Word
<i>fadds</i>	Floating Add Single
<i>fcfid</i>	Floating Convert From Integer Doubleword
<i>fctid</i>	Floating Convert To Integer Doubleword
<i>fctidz</i>	Floating Convert To Integer Doubleword with round toward Zero
<i>fctiw</i>	Floating Convert To Integer Word
<i>fctiwz</i>	Floating Convert To Integer Word with round toward Zero
<i>fdivs</i>	Floating Divide Single
<i>fmadds</i>	Floating Multiply-Add Single
<i>fmsubs</i>	Floating Multiply-Subtract Single
<i>fmuls</i>	Floating Multiply Single
<i>fnmadds</i>	Floating Negative Multiply-Add Single
<i>fnmsubs</i>	Floating Negative Multiply-Subtract Single
<i>fre[s]</i>	Floating Reciprocal Estimate [Single]
<i>frsqrt[s]</i>	Floating Reciprocal Square Root Estimate [Single]
<i>fsel</i>	Floating Select
<i>fsqrt[s]</i>	Floating Square Root [Single]
<i>fsubs</i>	Floating Subtract Single
<i>ld</i>	Load Doubleword
<i>ldu</i>	Load Doubleword with Update
<i>ldux</i>	Load Doubleword with Update Indexed
<i>ldx</i>	Load Doubleword Indexed
<i>lwa</i>	Load Word Algebraic
<i>lwaux</i>	Load Word Algebraic with Update Indexed
<i>lwax</i>	Load Word Algebraic Indexed
<i>mfocrf</i>	Move From One Condition Register Field
<i>mtocrf</i>	Move To One Condition Register Field
<i>mulhd</i>	Multiply High Doubleword
<i>mulhdu</i>	Multiply High Doubleword Unsigned
<i>mulhw</i>	Multiply High Word
<i>mulhwu</i>	Multiply High Word Unsigned
<i>mulld</i>	Multiply Low Doubleword
<i>popcntb</i>	Population Count Bytes
<i>rldcl</i>	Rotate Left Doubleword then Clear Left
<i>rldcr</i>	Rotate Left Doubleword then Clear Right

<i>rldic</i>	Rotate Left Doubleword Immediate then Clear
<i>rldicl</i>	Rotate Left Doubleword Immediate then Clear Left
<i>rldicr</i>	Rotate Left Doubleword Immediate then Clear Right
<i>rldimi</i>	Rotate Left Doubleword Immediate then Mask Insert
<i>sld</i>	Shift Left Doubleword
<i>srad</i>	Shift Right Algebraic Doubleword
<i>sradl</i>	Shift Right Algebraic Doubleword Immediate
<i>srd</i>	Shift Right Doubleword
<i>std</i>	Store Doubleword
<i>stdu</i>	Store Doubleword with Update
<i>stdux</i>	Store Doubleword with Update Indexed
<i>stdx</i>	Store Doubleword Indexed
<i>stfiwx</i>	Store Floating-Point as Integer Word Indexed
<i>subf</i>	Subtract From
<i>td</i>	Trap Doubleword
<i>tdi</i>	Trap Doubleword Immediate



## Appendix G. Illegal Instructions

With the exception of the instruction consisting entirely of binary 0s, the instructions in this class are available for future extensions of the PowerPC Architecture; that is, some future version of the PowerPC Architecture may define any of these instructions to perform new functions.

The following primary opcodes are illegal.

1, 4, 5, 6, 57, 60, 61

The following primary opcodes have unused extended opcodes. Their unused extended opcodes can be determined from the opcode maps in Appendix I. All unused extended opcodes are illegal.

19, 30, 31, 56, 58, 59, 62, 63

An instruction consisting entirely of binary 0s is illegal, and is guaranteed to be illegal in all future versions of this architecture.



## Appendix H. Reserved Instructions

The instructions in this class are allocated to specific purposes that are outside the scope of the PowerPC User Instruction Set Architecture, PowerPC Virtual Environment Architecture, and PowerPC Operating Environment Architecture.

The following types of instruction are included in this class.

1. The instruction having primary opcode 0, except the instruction consisting entirely of binary 0s (which is an illegal instruction; see Section 1.8.2, “Illegal Instruction Class” on page 12) and the extended opcode shown below.

**256** Service Processor “Attention” (PowerPC only)

2. Instructions for the POWER Architecture that have not been included in the PowerPC Architecture. These are listed in Section E.31, “Discontinued Opcodes” and Section E.32.6, “Discontinued Opcodes”.
3. Implementation-specific instructions used to conform to the PowerPC Architecture specification.
4. Any other instructions contained in Book IV, *PowerPC Implementation Features* for any implementation, that are not defined in the PowerPC User Instruction Set Architecture, PowerPC Virtual Environment Architecture, or PowerPC Operating Environment Architecture.





## Appendix I. Opcode Maps

This appendix contains tables showing the opcodes and extended opcodes in all members of the POWER architecture family except POWER2.

For the primary opcode table (Table 12 on page 193), each cell is in the following format.

Opcode in Decimal	Opcode in Hexadecimal
Instruction Mnemonic	
Applicable Machines	Instruction Format

“Applicable Machines” identifies the POWER architecture family members that recognize the opcode, encoded as follows:

- A** PowerPC
- P** PowerPC
- O** Original POWER (RS/6000)
- All** All of the above

The extended opcode tables show the extended opcode in decimal, the instruction mnemonic, the applicable machines, and the instruction format. These tables appear in order of primary opcode within two groups. The first group consists of the primary opcodes that have small extended opcode fields (2-4 bits), namely 30, 56, 57, 58, 60, 61, and 62. The second group consists of primary opcodes that have 10-bit extended opcode fields. The tables for the second group are rotated.

In the extended opcode tables several special markings are used.

- A prime (') following an instruction mnemonic denotes an additional cell, after the lowest-numbered one, used by the instruction. For example, **subfc** occupies cells 8 and 520 of primary opcode 31, with the former corresponding to OE=0 and the latter to OE=1. Similarly, **sradi** occupies cells 826 and 827, with the former corresponding to sh<sub>5</sub>=0 and the latter to sh<sub>5</sub>=1 (the 9-bit extended opcode 413, shown on page 79, excludes the sh<sub>5</sub> bit).
- Two vertical bars (||) are used instead of primed mnemonics when an instruction occupies an entire

column of a table. The instruction mnemonic is repeated in the last cell of the column.

- For primary opcode 31, an asterisk (\*) in a cell that would otherwise be empty means that the cell is reserved because it is “overlaid”, by a fixed-point or *Storage Access* instruction having only a primary opcode, by an instruction having an extended opcode in primary opcode 30, 58, or 62, or by a potential instruction in any of the categories just mentioned. The overlaying instruction, if any, is also shown. A cell thus reserved should not be assigned to an instruction having primary opcode 31. (The overlaying is a consequence of opcode decoding for fixed-point instructions: the primary opcode, and the extended opcode if any, are mapped internally to a 10-bit “compressed opcode” for ease of subsequent decoding.)
- Parentheses around the opcode or extended opcode mean that the instruction was defined in earlier versions of the PowerPC Architecture but is no longer defined in the PowerPC Architecture.

An empty cell, a cell containing only an asterisk, or a cell in which the opcode or extended opcode is parenthesized, corresponds to an illegal instruction.

When instruction names and/or mnemonics differ among the family members, the PowerPC/PowerPC terminology is used.

The instruction consisting entirely of binary 0s causes the system illegal instruction error handler to be invoked for all members of the POWER family, and this is likely to remain true in future models (it is guaranteed in the PowerPC Architecture). An instruction having primary opcode 0 but not consisting entirely of binary 0s is reserved except for the following extended opcode (instruction bits 21:30).

**256** Service Processor “Attention” (PowerPC only)

I

Table 12:Primary opcodes								
0	00	1	01	2	02	3	03	See primary opcode 0 extensions on page 191
Illegal, Reserved All				tdi AP	D	twi All	D	Trap Doubleword Immediate Trap Word Immediate
4	04	5	05	6	06	7	07	
						mulli All	D	Multiply Low Immediate
8	08	9	09	10	0A	11	0B	Subtract From Immediate Carrying Difference or Zero Immediate Compare Logical Immediate Compare Immediate
subfic All	D	dozi O	D	cmpli All	D	cmpi All	D	
12	0C	13	0D	14	0E	15	0F	Add Immediate Carrying Add Immediate Carrying and Record Add Immediate Add Immediate Shifted
addic All	D	addic. All	D	addi All	D	addis All	D	
16	10	17	11	18	12	19	13	Branch Conditional System Call Branch See Table 16 on page 195
bc All	B	sc All	SC	b All	I	CR ops, etc. All	XL	
20	14	21	15	22	16	23	17	Rotate Left Word Imm. then Mask Insert Rotate Left Word Imm. then AND with Mask Rotate Left then Mask Insert Rotate Left Word then AND with Mask
rlwimi All	M	rlwinm All	M	rlmi O	M	rlwnm All	M	
24	18	25	19	26	1A	27	1B	OR Immediate OR Immediate Shifted XOR Immediate XOR Immediate Shifted
ori All	D	oris All	D	xori All	D	xoris All	D	
28	1C	29	1D	30	1E	31	1F	AND Immediate AND Immediate Shifted See Table 13 on page 194 See Table 17 on page 197
andi. All	D	andis. All	D	FX Dwd Rot AP	MD[S]	FX Extended Ops All		
32	20	33	21	34	22	35	23	Load Word and Zero Load Word and Zero with Update Load Byte and Zero Load Byte and Zero with Update
lwz All	D	lwzu All	D	lbz All	D	lbzu All	D	
36	24	37	25	38	26	39	27	Store Word Store Word with Update Store Byte Store Byte with Update
stw All	D	stwu All	D	stb All	D	stbu All	D	
40	28	41	29	42	2A	43	2B	Load Half and Zero Load Half and Zero with Update Load Half Algebraic Load Half Algebraic with Update
lhz All	D	lhzu All	D	lha All	D	lhau All	D	
44	2C	45	2D	46	2E	47	2F	Store Half Store Half with Update Load Multiple Word Store Multiple Word
sth All	D	2D sthu All	D	lmw All	D	stmw All	D	
48	30	49	31	50	32	51	33	Load Floating-Point Single Load Floating-Point Single with Update Load Floating-Point Double Load Floating-Point Double with Update
lfs All	D	lfsu All	D	lfd All	D	lfdu All	D	
52	34	53	35	54	36	55	37	Store Floating-Point Single Store Floating-Point Single with Update Store Floating-Point Double Store Floating-Point Double with Update
stfs All	D	stfsu All	D	stfd All	D	stfdu All	D	
56	38	57	39	58	3A	59	3B	
				FX DS-form Loads AP	DS	FP Single Extended Ops AP	A	See Table 14 on page 194 See Table 18 on page 199
60	3C	61	3D	62	3E	63	3F	
				FX DS-Form Stores AP	DS	FP Double Extended Ops All		See Table 15 on page 194 See Table 19 on page 201

Table 13: Extended opcodes for primary opcode 30  
(instruction bits 27:30)

	<b>00</b>	<b>01</b>	<b>10</b>	<b>11</b>
<b>00</b>	0 <i>rldicl</i> AP MD	1 <i>rldicl'</i> AP MD	2 <i>rldicr</i> AP MD	3 <i>rldicr'</i> AP MD
<b>01</b>	4 <i>rldic</i> AP MD	5 <i>rldic'</i> AP MD	6 <i>rldimi</i> AP MD	7 <i>rldimi'</i> AP MD
<b>10</b>	8 <i>rldcl</i> AP MDS	9 <i>rldcr</i> AP MDS		
<b>11</b>				

Table 14: Extended opcodes for primary opcode 58  
(instruction bits 30:31)

	<b>0</b>	<b>1</b>
<b>0</b>	0 <i>ld</i> AP DS	1 <i>ldu</i> AP DS
<b>1</b>	2 <i>lwa</i> AP DS	

Table 15: Extended opcodes for primary opcode 62  
(instruction bits 30:31)

	<b>0</b>	<b>1</b>
<b>0</b>	0 <i>std</i> AP DS	1 <i>stdu</i> AP DS
<b>1</b>		

Table 16 (Sheet 1 of 2). Extended opcodes for primary opcode 19 (instruction bits 21:30)															
	000000	000001	000010	000011	000100	000101	000110	000111	010000	010001	010010	010011	010100	010101	010110
000000	0	mcrf All XL													
000001			33 cror All XL												
000010															
000011															
000100															
000101															
000110															
000111															
010000															
010001															
010010															
010011															
010100															
010101															
010110															
010111															

Table 16 (Sheet 2 of 2). Extended opcodes for primary opcode 19 (instruction bits 21:30)

	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111	10000	10001	10010	10011	10100	10101	10110	10111	11000	11001	11010	11011	11100	11101	11110	11111
10000																																
10001																																
10010																																
10011																																
10100																																
10101																																
10110																																
10111																																
11000																																
11001																																
11010																																
11011																																
11100																																
11101																																
11110																																
11111																																

Table 17 (Sheet 1 of 2). Extended opcodes for primary opcode 31 (instruction bits 21:30)

	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111
00000	0	cmp All X							15 Res0*							
00001	32	cmpl All X							47 *							
00010									79 tdt*							
00011									111 twi*							
00100									143 *							
00101									175 *							
00110									207 *							
00111									239 multi*							
01000									271 subfc							
01001									303 dozi*							
01010									335 cmpl*							
01011									367 cmpr*							
01100									399 addic*							
01101									431 addic*							
01110									463 addi*							
01111									495 addis*							

Table 17 (Sheet 2 of 2). Extended opcodes for primary opcode 31 (instruction bits 21:30)

Table 17 (Sheet 2 of 2). Extended opcodes for primary opcode 31 (instruction bits 21:30)																									
	00000	00001	00010	00011	00100	00101	00110	00111	01000	10000	10001	10010	10011	10100	10101	10110	10111	11000	11001	11010	11011	11100	11101	11110	11111
10000	512 mcrxr All X												531 cics O X	532 Res'd AP	533 lswx All X	534 lwbrx All All X	535 lfsx All All X	536 stw All All X	537 rmb O X		539 strd AP X		541 masdr O X		
10001																									
10010													595 mfsr All X		597 lswi All All X	598 sync All All X	599 lfsx All All X								
10011													627 mfsri O X		630 dcist O All X	631 lfsux All All X									
10100													659 mfsrin AP X	660 Res'd AP	661 stswx All All X	662 stlbrx All All X	663 stfex All All X	664 srq O X	665 sre O X						
10101																	695 stfsux All All X	696 srq O X							
10110															725 stswi All All X		727 stfdr All All X	728 srq O X	729 sreq O X						
10111															(758) dcba AP All X	759 stdux All All X	760 srq O X								
11000															790 lhbrx All All X	792 sraw All All X	792 sraw All All X	794 srad AP All X							
11001												818 rac O X			822 Res'd AP	823 Res'd AP	824 srawi All All X	826 sradi AP All X	827 sradi AP All X						
11010													851 slbmiev A X		854 elelo AP All X										
11011																									
11100													914 Res'd AP	915 slbmlee A X	918 stlbrx All All X			920 sraq O X	921 srea O X	922 extish All All X					
11101													946 Res'd AP				951 Res'd AP	952 sraiq O X		954 extisb AP All X					
11110													978 Res'd AP		982 lqbi AP All X		983 stfiwx All All X	986 extisw AP All X							
11111													1000 nabs' O X	1001 divw' AP All X	1003 divw' AP All X	1004 dcbz All All X									



Table 18 (Sheet 1 of 2). Extended opcodes for primary opcode 59 (instruction bits 21:30)															
	000000	000001	000010	000011	000100	000101	000110	000111	010000	010001	010010	010011	010100	010101	010110
000000															
000001															
000010															
000011															
000100															
000101															
000110															
000111															
010000															
010001															
010010															
010011															
010100															
010101															
010110															
010111															

[illegible]

Table 19 (Sheet 1 of 2). Extended opcodes for primary opcode 63 (instruction bits 21:30)

[illegible]

[illegible]

## Appendix J. PowerPC Instruction Set Sorted by Opcode

This appendix lists all the instructions in the PowerPC Architecture, in order by opcode. A page number is shown for instructions that are defined in this Book (Book I, *PowerPC User Instruction Set Architecture*), and the Book number is shown for instructions that are defined in other Books (Book II, *PowerPC Virtual Envi-*

*ronment Architecture*, and Book III, *PowerPC Operating Environment Architecture*). If an instruction is defined in more than one of these Books, the lowest-numbered Book is used.

Form	Opcode		Mode Dep. <sup>1</sup>	Page / Bk	Mnemonic	Instruction
	Primary	Extend				
D	2			63	tdi	Trap Doubleword Immediate
D	3			63	twi	Trap Word Immediate
D	7			56	mulli	Multiply Low Immediate
D	8		SR	53	subfic	Subtract From Immediate Carrying
D	10			61	cmpli	Compare Logical Immediate
D	11			60	cmpi	Compare Immediate
D	12		SR	52	addic	Add Immediate Carrying
D	13		SR	52	addic.	Add Immediate Carrying and Record
D	14			51	addi	Add Immediate
D	15			51	addis	Add Immediate Shifted
B	16		CT	24	bc[l][a]	Branch Conditional
SC	17			26	sc	System Call
I	18			24	b[l][a]	Branch
XL	19	0		30	mcrf	Move Condition Register Field
XL	19	16	CT	25	bclr[l]	Branch Conditional to Link Register
XL	19	18		III	rfd	Return from Interrupt Doubleword
XL	19	33		29	crnor	Condition Register NOR
XL	19	129		29	crandc	Condition Register AND with Complement
XL	19	150		II	isync	Instruction Synchronize
XL	19	193		28	crxor	Condition Register XOR
XL	19	225		28	crnand	Condition Register NAND
XL	19	257		28	crand	Condition Register AND
XL	19	274		III	hrfid	Hypervisor Return from Interrupt Doubleword
XL	19	289		29	creqv	Condition Register Equivalent
XL	19	417		29	crorc	Condition Register OR with Complement
XL	19	449		28	cror	Condition Register OR
XL	19	528	CT	25	bcctr[l]	Branch Conditional to Count Register
M	20		SR	76	rlwimi[.]	Rotate Left Word Immediate then Mask Insert
M	21		SR	73	rlwinm[.]	Rotate Left Word Immediate then AND with Mask
M	23		SR	75	rlwnm[.]	Rotate Left Word then AND with Mask
D	24			66	ori	OR Immediate
D	25			66	oris	OR Immediate Shifted
D	26			66	xori	XOR Immediate
D	27			66	xoris	XOR Immediate Shifted
D	28		SR	65	andi.	AND Immediate
D	29		SR	65	andis.	AND Immediate Shifted
MD	30	0	SR	72	rdicl[.]	Rotate Left Doubleword Immediate then Clear Left
MD	30	1	SR	72	rdicr[.]	Rotate Left Doubleword Immediate then Clear Right
MD	30	2	SR	73	rdic[.]	Rotate Left Doubleword Immediate then Clear
MD	30	3	SR	76	rdimi[.]	Rotate Left Doubleword Immediate then Mask Insert
MDS	30	8	SR	74	rdicl[.]	Rotate Left Doubleword then Clear Left

<sup>1</sup>See key to mode dependency column, on page 213.

Form	Opcode		Mode Dep. <sup>1</sup>	Page / Bk	Mnemonic	Instruction
	Primary	Extend				
MDS	30	9	SR	75	rldcr[.]	Rotate Left Doubleword then Clear Right
X	31	0		60	cmp	Compare
X	31	4		64	tw	Trap Word
XO	31	8	SR	53	subfc[o][.]	Subtract From Carrying
XO	31	9	SR	57	mulhdu[.]	Multiply High Doubleword Unsigned
XO	31	10	SR	53	addc[o][.]	Add Carrying
XO	31	11	SR	57	mulhwu[.]	Multiply High Word Unsigned
XFX	31	19		83	mfcrr	Move From Condition Register
XFX	31	19		124	mfocrf	Move From One Condition Register Field
X	31	20		II	lwarx	Load Word And Reserve Indexed
X	31	21		39	ldx	Load Doubleword Indexed
X	31	23		37	lwzx	Load Word and Zero Indexed
X	31	24	SR	77	slw[.]	Shift Left Word
X	31	26	SR	70	cntlzw[.]	Count Leading Zeros Word
X	31	27	SR	77	slld[.]	Shift Left Doubleword
X	31	28	SR	67	and[.]	AND
X	31	32		61	cmpl	Compare Logical
XO	31	40	SR	52	subf[o][.]	Subtract From
X	31	53		39	ldux	Load Doubleword with Update Indexed
X	31	54		II	dcbst	Data Cache Block Store
X	31	55		37	lwzux	Load Word and Zero with Update Indexed
X	31	58	SR	70	cntlzd[.]	Count Leading Zeros Doubleword
X	31	60	SR	68	andc[.]	AND with Complement
X	31	68		64	td	Trap Doubleword
XO	31	73	SR	57	mulhd[.]	Multiply High Doubleword
XO	31	75	SR	57	mulhw[.]	Multiply High Word
X	31	83		III	mfmrr	Move From Machine State Register
X	31	84		II	ldarx	Load Doubleword And Reserve Indexed
X	31	86		II	dcbf	Data Cache Block Flush
X	31	87		34	lbzx	Load Byte and Zero Indexed
XO	31	104	SR	55	neg[o][.]	Negate
X	31	119		34	lbzux	Load Byte and Zero with Update Indexed
X	31	122		70	popcntb	Population Count Bytes
X	31	124	SR	68	nor[.]	NOR
XO	31	136	SR	54	subfe[o][.]	Subtract From Extended
XO	31	138	SR	54	adde[o][.]	Add Extended
XFX	31	144		83	mtcrf	Move To Condition Register Fields
XFX	31	144		124	mtocrf	Move To One Condition Register Field
X	31	146		III	mtmrr	Move To Machine State Register
X	31	149		43	stdx	Store Doubleword Indexed
X	31	150		II	stwcx.	Store Word Conditional Indexed
X	31	151		42	stwx	Store Word Indexed
X	31	178		III	mtmsrd	Move To Machine State Register Doubleword
X	31	181		43	stdux	Store Doubleword with Update Indexed
X	31	183		42	stwux	Store Word with Update Indexed
XO	31	200	SR	55	subfze[o][.]	Subtract From Zero Extended
XO	31	202	SR	55	addze[o][.]	Add to Zero Extended
X	31	210	32	III	mtsr	Move To Segment Register
X	31	214		II	stdcx.	Store Doubleword Conditional Indexed
X	31	215		40	stbx	Store Byte Indexed
XO	31	232	SR	54	subfme[o][.]	Subtract From Minus One Extended
XO	31	233	SR	56	mulld[o][.]	Multiply Low Doubleword
XO	31	234	SR	54	addme[o][.]	Add to Minus One Extended
XO	31	235	SR	56	mulld[o][.]	Multiply Low Word
X	31	242	32	III	mtsrin	Move To Segment Register Indirect
X	31	246		II	dcbtst	Data Cache Block Touch for Store
X	31	247		40	stbux	Store Byte with Update Indexed
XO	31	266	SR	52	add[o][.]	Add
X	31	278		II	dcbt	Data Cache Block Touch
X	31	279		35	lhzx	Load Halfword and Zero Indexed
X	31	284	SR	68	eqv[.]	Equivalent
X	31	306	64	III	tlbie	TLB Invalidate Entry

<sup>1</sup>See key to mode dependency column, on page 213.

Form	Opcode		Mode Dep. <sup>1</sup>	Page / Bk	Mnemonic	Instruction
	Primary	Extend				
X	31	310		II	eciwx	External Control In Word Indexed
X	31	311		35	lhzux	Load Halfword and Zero with Update Indexed
X	31	316	SR	67	xor[.]	XOR
XFX	31	339		82	mfspr	Move From Special Purpose Register
X	31	341		38	lwax	Load Word Algebraic Indexed
X	31	343		36	lhax	Load Halfword Algebraic Indexed
X	31	370		III	tlbia	TLB Invalidate All
XFX	31	371		II	mftb	Move From Time Base
X	31	373		38	lwaux	Load Word Algebraic with Update Indexed
X	31	375		36	lhaux	Load Halfword Algebraic with Update Indexed
X	31	402		III	slbmte	SLB Move To Entry
X	31	407		41	sthx	Store Halfword Indexed
X	31	412	SR	68	orc[.]	OR with Complement
XS	31	413	SR	79	srad[.]	Shift Right Algebraic Doubleword Immediate
X	31	434		III	slbie	SLB Invalidate Entry
X	31	438		II	ecowx	External Control Out Word Indexed
X	31	439		41	sthux	Store Halfword with Update Indexed
X	31	444	SR	67	or[.]	OR
XO	31	457	SR	59	divdu[o][.]	Divide Doubleword Unsigned
XO	31	459	SR	59	divwu[o][.]	Divide Word Unsigned
XFX	31	467		81	mtspr	Move To Special Purpose Register
X	31	476	SR	67	nand[.]	NAND
XO	31	489	SR	58	divd[o][.]	Divide Doubleword
XO	31	491	SR	58	divw[o][.]	Divide Word
X	31	498		III	slbia	SLB Invalidate All
X	31	512		135	mcrxr	Move to Condition Register from XER
X	31	533		48	lswx	Load String Word Indexed
X	31	534		44	lwbrx	Load Word Byte-Reverse Indexed
X	31	535		104	lfsx	Load Floating-Point Single Indexed
X	31	536	SR	78	srw[.]	Shift Right Word
X	31	539	SR	78	srd[.]	Shift Right Doubleword
X	31	566		III	tlbsync	TLB Synchronize
X	31	567		104	lfsux	Load Floating-Point Single with Update Indexed
X	31	595	32	III	mfsr	Move From Segment Register
X	31	597		48	lswi	Load String Word Immediate
X	31	598		II	sync	Synchronize
X	31	599		105	lfdx	Load Floating-Point Double Indexed
X	31	631		105	lfdux	Load Floating-Point Double with Update Indexed
X	31	659	32	III	mfsrin	Move From Segment Register Indirect
X	31	661		49	stswx	Store String Word Indexed
X	31	662		45	stwbrx	Store Word Byte-Reverse Indexed
X	31	663		107	stfsx	Store Floating-Point Single Indexed
X	31	695		107	stfsux	Store Floating-Point Single with Update Indexed
X	31	725		49	stswi	Store String Word Immediate
X	31	727		108	stfdx	Store Floating-Point Double Indexed
X	31	759		108	stfdux	Store Floating-Point Double with Update Indexed
X	31	790		44	lhbrx	Load Halfword Byte-Reverse Indexed
X	31	792	SR	80	sraw[.]	Shift Right Algebraic Word
X	31	794	SR	80	srad[.]	Shift Right Algebraic Doubleword
X	31	824	SR	79	srawi[.]	Shift Right Algebraic Word Immediate
X	31	851		III	slbmfev	SLB Move From Entry VSID
X	31	854		II	eiemo	Enforce In-order Execution of I/O
X	31	915		III	slbmfee	SLB Move From Entry ESID
X	31	918		45	sthbrx	Store Halfword Byte-Reverse Indexed
X	31	922	SR	69	extsh[.]	Extend Sign Halfword
X	31	954	SR	69	extsb[.]	Extend Sign Byte
X	31	982		II	icbi	Instruction Cache Block Invalidate
X	31	983		109	stfiwx	Store Floating-Point as Integer Word Indexed
X	31	986	SR	69	extsw[.]	Extend Sign Word
X	31	1014		II	dcbz	Data Cache Block set to Zero
D	32			37	lwz	Load Word and Zero
D	33			37	lwzu	Load Word and Zero with Update

<sup>1</sup>See key to mode dependency column, on page 213.

Form	Opcode		Mode Dep. <sup>1</sup>	Page / Bk	Mnemonic	Instruction
	Primary	Extend				
D	34			34	lbz	Load Byte and Zero
D	35			34	lbzu	Load Byte and Zero with Update
D	36			42	stw	Store Word
D	37			42	stwu	Store Word with Update
D	38			40	stb	Store Byte
D	39			40	stbu	Store Byte with Update
D	40			35	lhz	Load Halfword and Zero
D	41			35	lhzu	Load Halfword and Zero with Update
D	42			36	lha	Load Halfword Algebraic
D	43			36	lhau	Load Halfword Algebraic with Update
D	44			41	sth	Store Halfword
D	45			41	sthu	Store Halfword with Update
D	46			46	lmw	Load Multiple Word
D	47			46	stmw	Store Multiple Word
D	48			104	lfs	Load Floating-Point Single
D	49			104	lfsu	Load Floating-Point Single with Update
D	50			105	lfd	Load Floating-Point Double
D	51			105	lfdu	Load Floating-Point Double with Update
D	52			107	stfs	Store Floating-Point Single
D	53			107	stfsu	Store Floating-Point Single with Update
D	54			108	stfd	Store Floating-Point Double
D	55			108	stfdu	Store Floating-Point Double with Update
DS	58	0		39	ld	Load Doubleword
DS	58	1		39	ldu	Load Doubleword with Update
DS	58	2		38	lwa	Load Word Algebraic
A	59	18		112	fdivs[.]	Floating Divide Single
A	59	20		111	fsubs[.]	Floating Subtract Single
A	59	21		111	fadds[.]	Floating Add Single
A	59	22		125	fsqrts[.]	Floating Square Root Single
A	59	24		125	fres[.]	Floating Reciprocal Estimate Single
A	59	25		112	fmuls[.]	Floating Multiply Single
A	59	26		126	frsqrtes[.]	Floating Reciprocal Square Root Estimate Single
A	59	28		113	fmsubs[.]	Floating Multiply-Subtract Single
A	59	29		113	fmadds[.]	Floating Multiply-Add Single
A	59	30		114	fnmsubs[.]	Floating Negative Multiply-Subtract Single
A	59	31		114	fnmadds[.]	Floating Negative Multiply-Add Single
DS	62	0		43	std	Store Doubleword
DS	62	1		43	stdu	Store Doubleword with Update
X	63	0		119	fcmpu	Floating Compare Unordered
X	63	12		115	frsp[.]	Floating Round to Single-Precision
X	63	14		117	fctiw[.]	Floating Convert To Integer Word
X	63	15		117	fctiwz[.]	Floating Convert To Integer Word with round toward Zero
A	63	18		112	fdiv[.]	Floating Divide
A	63	20		111	fsub[.]	Floating Subtract
A	63	21		111	fadd[.]	Floating Add
A	63	22		125	fsqrt[.]	Floating Square Root
A	63	23		126	fsel[.]	Floating Select
A	63	24		125	fre[.]	Floating Reciprocal Estimate
A	63	25		112	fmul[.]	Floating Multiply
A	63	26		126	frsqrts[.]	Floating Reciprocal Square Root Estimate
A	63	28		113	fmsub[.]	Floating Multiply-Subtract
A	63	29		113	fmadd[.]	Floating Multiply-Add
A	63	30		114	fnmsub[.]	Floating Negative Multiply-Subtract
A	63	31		114	fnmadd[.]	Floating Negative Multiply-Add
X	63	32		119	fcmpo	Floating Compare Ordered
X	63	38		122	mtfsb1[.]	Move To FPSCR Bit 1
X	63	40		110	fneg[.]	Floating Negate
X	63	64		120	mcrfs	Move to Condition Register from FPSCR
X	63	70		122	mtfsb0[.]	Move To FPSCR Bit 0
X	63	72		110	fmr[.]	Floating Move Register
X	63	134		121	mtfsfi[.]	Move To FPSCR Field Immediate
X	63	136		110	fnabs[.]	Floating Negative Absolute Value

<sup>1</sup>See key to mode dependency column, on page 213.



Form	Opcode		Mode Dep. <sup>1</sup>	Page / Bk	Mnemonic	Instruction
	Primary	Extend				
X	63	264		110	fabs[.]	Floating Absolute Value
X	63	583		120	mffs[.]	Move From FPSCR
XFL	63	711		121	mtfsf[.]	Move To FPSCR Fields
X	63	814		116	fctid[.]	Floating Convert To Integer Doubleword
X	63	815		116	fctidz[.]	Floating Convert To Integer Doubleword with round toward Zero
X	63	846		118	fcfid[.]	Floating Convert From Integer Doubleword
<sup>1</sup> See key to mode dependency column, on page 213.						



## Appendix K. PowerPC Instruction Set Sorted by Mnemonic

This appendix lists all the instructions in the PowerPC Architecture, in order by mnemonic. A page number is shown for instructions that are defined in this Book (Book I, *PowerPC User Instruction Set Architecture*), and the Book number is shown for instructions that are defined in other Books (Book II, *PowerPC Virtual Envi-*

*ronment Architecture*, and Book III, *PowerPC Operating Environment Architecture*). If an instruction is defined in more than one of these Books, the lowest-numbered Book is used.

Form	Opcode		Mode Dep. <sup>1</sup>	Page / Bk	Mnemonic	Instruction
	Primary	Extend				
XO	31	266	SR	52	add[o][.]	Add
XO	31	10	SR	53	addc[o][.]	Add Carrying
XO	31	138	SR	54	addx[o][.]	Add Extended
D	14			51	addi	Add Immediate
D	12		SR	52	addic	Add Immediate Carrying
D	13		SR	52	addic.	Add Immediate Carrying and Record
D	15			51	addis	Add Immediate Shifted
XO	31	234	SR	54	addme[o][.]	Add to Minus One Extended
XO	31	202	SR	55	addze[o][.]	Add to Zero Extended
X	31	28	SR	67	and[.]	AND
X	31	60	SR	68	andc[.]	AND with Complement
D	28		SR	65	andi.	AND Immediate
D	29		SR	65	andis.	AND Immediate Shifted
I	18			24	b[l][a]	Branch
B	16		CT	24	bc[l][a]	Branch Conditional
XL	19	528	CT	25	bcctr[l]	Branch Conditional to Count Register
XL	19	16	CT	25	bclr[l]	Branch Conditional to Link Register
X	31	0		60	cmp	Compare
D	11			60	cmpi	Compare Immediate
X	31	32		61	cmpl	Compare Logical
D	10			61	cmpli	Compare Logical Immediate
X	31	58	SR	70	cntlzd[.]	Count Leading Zeros Doubleword
X	31	26	SR	70	cntlzw[.]	Count Leading Zeros Word
XL	19	257		28	crand	Condition Register AND
XL	19	129		29	crandc	Condition Register AND with Complement
XL	19	289		29	creqv	Condition Register Equivalent
XL	19	225		28	crnand	Condition Register NAND
XL	19	33		29	crnor	Condition Register NOR
XL	19	449		28	cror	Condition Register OR
XL	19	417		29	crorc	Condition Register OR with Complement
XL	19	193		28	crxor	Condition Register XOR
X	31	86		II	dcbf	Data Cache Block Flush
X	31	54		II	dcbst	Data Cache Block Store
X	31	278		II	dcbt	Data Cache Block Touch
X	31	246		II	dcbtst	Data Cache Block Touch for Store
X	31	1014		II	dcbz	Data Cache Block set to Zero
XO	31	489	SR	58	divd[o][.]	Divide Doubleword
XO	31	457	SR	59	divdu[o][.]	Divide Doubleword Unsigned
XO	31	491	SR	58	divw[o][.]	Divide Word
XO	31	459	SR	59	divwu[o][.]	Divide Word Unsigned
X	31	310		II	eciwx	External Control In Word Indexed
X	31	438		II	ecowx	External Control Out Word Indexed

Form	Opcode		Mode Dep. <sup>1</sup>	Page / Bk	Mnemonic	Instruction
	Primary	Extend				
X	31	854		II	eieio	Enforce In-order Execution of I/O
X	31	284	SR	68	eqv[.]	Equivalent
X	31	954	SR	69	extsb[.]	Extend Sign Byte
X	31	922	SR	69	extsh[.]	Extend Sign Halfword
X	31	986	SR	69	extsw[.]	Extend Sign Word
X	63	264		110	fabs[.]	Floating Absolute Value
A	63	21		111	fadd[.]	Floating Add
A	59	21		111	fadds[.]	Floating Add Single
X	63	846		118	fcfid[.]	Floating Convert From Integer Doubleword
X	63	32		119	fcmpo	Floating Compare Ordered
X	63	0		119	fcmpu	Floating Compare Unordered
X	63	814		116	fctid[.]	Floating Convert To Integer Doubleword
X	63	815		116	fctidz[.]	Floating Convert To Integer Doubleword with round toward Zero
X	63	14		117	fctiw[.]	Floating Convert To Integer Word
X	63	15		117	fctiwz[.]	Floating Convert To Integer Word with round toward Zero
A	63	18		112	fdiv[.]	Floating Divide
A	59	18		112	fdivs[.]	Floating Divide Single
A	63	29		113	fmadd[.]	Floating Multiply-Add
A	59	29		113	fmadds[.]	Floating Multiply-Add Single
X	63	72		110	fmr[.]	Floating Move Register
A	63	28		113	fmsub[.]	Floating Multiply-Subtract
A	59	28		113	fmsubs[.]	Floating Multiply-Subtract Single
A	63	25		112	fmul[.]	Floating Multiply
A	59	25		112	fmuls[.]	Floating Multiply Single
X	63	136		110	fnabs[.]	Floating Negative Absolute Value
X	63	40		110	fneg[.]	Floating Negate
A	63	31		114	fnmadd[.]	Floating Negative Multiply-Add
A	59	31		114	fnmadds[.]	Floating Negative Multiply-Add Single
A	63	30		114	fnmsub[.]	Floating Negative Multiply-Subtract
A	59	30		114	fnmsubs[.]	Floating Negative Multiply-Subtract Single
A	63	24		125	fre[.]	Floating Reciprocal Estimate
A	59	24		125	fres[.]	Floating Reciprocal Estimate Single
X	63	12		115	frsp[.]	Floating Round to Single-Precision
A	63	26		126	frsqre[.]	Floating Reciprocal Square Root Estimate
A	59	26		126	frsqres[.]	Floating Reciprocal Square Root Estimate Single
A	63	23		126	fsel[.]	Floating Select
A	63	22		125	fsqrt[.]	Floating Square Root
A	59	22		125	fsqrts[.]	Floating Square Root Single
A	63	20		111	fsub[.]	Floating Subtract
A	59	20		111	fsubs[.]	Floating Subtract Single
XL	19	274		III	hrfid	Hypervisor Return from Interrupt Doubleword
X	31	982		II	icbi	Instruction Cache Block Invalidate
XL	19	150		II	isync	Instruction Synchronize
D	34			34	lbz	Load Byte and Zero
D	35			34	lbzu	Load Byte and Zero with Update
X	31	119		34	lbzux	Load Byte and Zero with Update Indexed
X	31	87		35	lbzx	Load Byte and Zero Indexed
DS	58	0		39	ld	Load Doubleword
X	31	84		II	ldarx	Load Doubleword And Reserve Indexed
DS	58	1		39	ldu	Load Doubleword with Update
X	31	53		39	ldux	Load Doubleword with Update Indexed
X	31	21		39	ldx	Load Doubleword Indexed
D	50			105	lfd	Load Floating-Point Double
D	51			105	lfdu	Load Floating-Point Double with Update
X	31	631		105	lfdux	Load Floating-Point Double with Update Indexed
X	31	599		105	lfdx	Load Floating-Point Double Indexed
D	48			107	lfs	Load Floating-Point Single
D	49			107	lfsu	Load Floating-Point Single with Update
X	31	567		107	lfsux	Load Floating-Point Single with Update Indexed
X	31	535		107	lfsx	Load Floating-Point Single Indexed
D	42			36	lha	Load Halfword Algebraic
D	43			36	lhau	Load Halfword Algebraic with Update

Form	Opcode		Mode Dep. <sup>1</sup>	Page / Bk	Mnemonic	Instruction
	Primary	Extend				
X	31	375		36	lhaux	Load Halfword Algebraic with Update Indexed
X	31	343		36	lhax	Load Halfword Algebraic Indexed
X	31	790		44	lhbrx	Load Halfword Byte-Reverse Indexed
D	40			35	lhz	Load Halfword and Zero
D	41			35	lhzu	Load Halfword and Zero with Update
X	31	311		35	lhzux	Load Halfword and Zero with Update Indexed
X	31	279		35	lhzx	Load Halfword and Zero Indexed
D	46			46	lmw	Load Multiple Word
X	31	597		48	lswi	Load String Word Immediate
X	31	533		48	lswx	Load String Word Indexed
DS	58	2		38	lwa	Load Word Algebraic
X	31	20		II	lwarx	Load Word And Reserve Indexed
X	31	373		38	lwaux	Load Word Algebraic with Update Indexed
X	31	341		38	lwax	Load Word Algebraic Indexed
X	31	534		44	lwbrx	Load Word Byte-Reverse Indexed
D	32			37	lwz	Load Word and Zero
D	33			37	lwzu	Load Word and Zero with Update
X	31	55		37	lwzux	Load Word and Zero with Update Indexed
X	31	23		37	lwzx	Load Word and Zero Indexed
XL	19	0		30	mcrf	Move Condition Register Field
X	63	64		120	mcrfs	Move to Condition Register from FPSCR
X	31	512		135	mcrxr	Move to Condition Register from XER
XFX	31	19		83	mfcrr	Move From Condition Register
XFX	31	19		124	mfocrf	Move From One Condition Register Field
X	63	583		120	mffs[.]	Move From FPSCR
X	31	83		III	mfmsr	Move From Machine State Register
XFX	31	339		82	mfpsr	Move From Special Purpose Register
X	31	595	32	III	mfsr	Move From Segment Register
X	31	659	32	III	mfsrin	Move From Segment Register Indirect
XFX	31	371		II	mftb	Move From Time Base
XFX	31	144		83	mtcrf	Move To Condition Register Fields
XFX	31	144		124	mtocrf	Move To One Condition Register Field
X	63	70		122	mtfsb0[.]	Move To FPSCR Bit 0
X	63	38		122	mtfsb1[.]	Move To FPSCR Bit 1
XFL	63	711		121	mtfsf[.]	Move To FPSCR Fields
X	63	134		121	mtfsfi[.]	Move To FPSCR Field Immediate
X	31	146		III	mtmsr	Move To Machine State Register
X	31	178		III	mtmsrd	Move To Machine State Register Doubleword
XFX	31	467		81	mtspr	Move To Special Purpose Register
X	31	210	32	III	mtsr	Move To Segment Register
X	31	242	32	III	mtsrin	Move To Segment Register Indirect
XO	31	73	SR	57	mulhd[.]	Multiply High Doubleword
XO	31	9	SR	57	mulhdu[.]	Multiply High Doubleword Unsigned
XO	31	75	SR	57	mulhw[.]	Multiply High Word
XO	31	11	SR	57	mulhwu[.]	Multiply High Word Unsigned
XO	31	233	SR	56	mulld[o][.]	Multiply Low Doubleword
D	7			56	mulli	Multiply Low Immediate
XO	31	235	SR	56	mullw[o][.]	Multiply Low Word
X	31	476	SR	67	nand[.]	NAND
XO	31	104	SR	55	neg[o][.]	Negate
X	31	124	SR	68	nor[.]	NOR
X	31	444	SR	67	or[.]	OR
X	31	412	SR	68	orc[.]	OR with Complement
D	24			66	ori	OR Immediate
D	25			66	oris	OR Immediate Shifted
X	31	122		70	popcntb	Population Count Bytes
XL	19	18		III	rfd	Return from Interrupt Doubleword
MDS	30	8	SR	74	rldcl[.]	Rotate Left Doubleword then Clear Left
MDS	30	9	SR	75	rldcr[.]	Rotate Left Doubleword then Clear Right
MD	30	2	SR	73	rdic[.]	Rotate Left Doubleword Immediate then Clear
MD	30	0	SR	72	rdicl[.]	Rotate Left Doubleword Immediate then Clear Left
MD	30	1	SR	72	rdicr[.]	Rotate Left Doubleword Immediate then Clear Right
MD	30	3	SR	76	rdimi[.]	Rotate Left Doubleword Immediate then Mask Insert

Form	Opcode		Mode Dep. <sup>1</sup>	Page / Bk	Mnemonic	Instruction
	Primary	Extend				
M	20		SR	76	rlwimi[.]	Rotate Left Word Immediate then Mask Insert
M	21		SR	73	rlwinm[.]	Rotate Left Word Immediate then AND with Mask
M	23		SR	75	rlwnm[.]	Rotate Left Word then AND with Mask
SC	17			26	sc	System Call
X	31	498		III	slbia	SLB Invalidate All
X	31	434		III	slbie	SLB Invalidate Entry
X	31	915		III	slbmfee	SLB Move From Entry ESID
X	31	851		III	slbmfev	SLB Move From Entry VSID
X	31	402		III	slbmte	SLB Move To Entry
X	31	27	SR	77	sld[.]	Shift Left Doubleword
X	31	24	SR	77	slw[.]	Shift Left Word
X	31	794	SR	80	srad[.]	Shift Right Algebraic Doubleword
XS	31	413	SR	79	sradi[.]	Shift Right Algebraic Doubleword Immediate
X	31	792	SR	80	sraw[.]	Shift Right Algebraic Word
X	31	824	SR	79	srawi[.]	Shift Right Algebraic Word Immediate
X	31	539	SR	78	srd[.]	Shift Right Doubleword
X	31	536	SR	78	srw[.]	Shift Right Word
D	38			40	stb	Store Byte
D	39			40	stbu	Store Byte with Update
X	31	247		40	stbux	Store Byte with Update Indexed
X	31	215		40	stbx	Store Byte Indexed
DS	62	0		43	std	Store Doubleword
X	31	214		II	stdcx.	Store Doubleword Conditional Indexed
DS	62	1		43	stdu	Store Doubleword with Update
X	31	181		43	stdux	Store Doubleword with Update Indexed
X	31	149		43	stdx	Store Doubleword Indexed
D	54			108	stfd	Store Floating-Point Double
D	55			108	stfdu	Store Floating-Point Double with Update
X	31	759		108	stfdx	Store Floating-Point Double with Update Indexed
X	31	727		108	stfdx	Store Floating-Point Double Indexed
X	31	983		109	stfiwx	Store Floating-Point as Integer Word Indexed
D	52			107	stfs	Store Floating-Point Single
D	53			107	stfsu	Store Floating-Point Single with Update
X	31	695		107	stfsux	Store Floating-Point Single with Update Indexed
X	31	663		107	stfsx	Store Floating-Point Single Indexed
D	44			41	sth	Store Halfword
X	31	918		44	sthbrx	Store Halfword Byte-Reverse Indexed
D	45			41	sthu	Store Halfword with Update
X	31	439		41	sthux	Store Halfword with Update Indexed
X	31	407		41	sthx	Store Halfword Indexed
D	47			46	stmw	Store Multiple Word
X	31	725		49	stswi	Store String Word Immediate
X	31	661		49	stswx	Store String Word Indexed
D	36			42	stw	Store Word
X	31	662		45	stwbrx	Store Word Byte-Reverse Indexed
X	31	150		II	stwcx.	Store Word Conditional Indexed
D	37			42	stwu	Store Word with Update
X	31	183		42	stwux	Store Word with Update Indexed
X	31	151		42	stwx	Store Word Indexed
XO	31	40	SR	52	subf[o][.]	Subtract From
XO	31	8	SR	53	subfc[o][.]	Subtract From Carrying
XO	31	136	SR	54	subfe[o][.]	Subtract From Extended
D	8		SR	53	subfc	Subtract From Immediate Carrying
XO	31	232	SR	54	subfme[o][.]	Subtract From Minus One Extended
XO	31	200	SR	55	subfze[o][.]	Subtract From Zero Extended
X	31	598		II	sync	Synchronize
X	31	68		64	td	Trap Doubleword
D	2			63	tdi	Trap Doubleword Immediate
X	31	370		III	tlbia	TLB Invalidate All
X	31	306	64	III	tlbie	TLB Invalidate Entry
X	31	566		III	tlbsync	TLB Synchronize
X	31	4		64	tw	Trap Word
D	3			63	twi	Trap Word Immediate

Form	Opcode		Mode Dep. <sup>1</sup>	Page / Bk	Mnemonic	Instruction
	Primary	Extend				
X	31	316	SR	67	xor[.]	XOR
D	26			66	xori	XOR Immediate
D	27			66	xoris	XOR Immediate Shifted
1 Key to Mode Dependency Column						

Except as described below and in Section 1.12.2, “Effective Address Calculation” on page 15, all instructions are independent of whether the processor is in 32-bit or 64-bit mode.

- CT     If the instruction tests the Count Register, it tests the low-order 32 bits in 32-bit mode and all 64 bits in 64-bit mode.
- SR     The setting of status registers (such as XER and CR0) is mode-dependent.
- 32     The instruction must be executed only in 32-bit mode.
- 64     The instruction must be executed only in 64-bit mode.





## Index

### A

- a bit 20
- A-form 10
- AA field 10
- address 14
  - effective 15
- assembler language
  - extended mnemonics 151
  - mnemonics 151
  - symbols 151

### B

- B-form 8
- BA field 10
- BB field 10
- BD field 10
- BF field 10
- BFA field 10
- BH field 10
- BI field 10
- Big-Endian 127
- BO field 10, 20
- boundedly undefined 3
- BT field 11
- byte ordering 127
- bytes 2

### C

- C 88
- CA 32
- CIA 4
- CR 18
- CTR 19

### D

- D field 11
- D-form 8
- defined instructions 12
- denormalization 92
- denormalized number 91
- double-precision 92
- doublewords 2
- DS field 11
- DS-form 8

### E

- EA 15
- effective address 15
- EQ 18, 19

### F

- facilities
  - optional 14
- FE 19, 88
- FEX 87
- FG 19, 88
- FI 88
- FL 18, 88
- FLM field 11
- floating-point
  - denormalization 92
  - double-precision 92
  - exceptions 86, 94
    - inexact 99
    - invalid operation 96
    - overflow 98
    - underflow 98
    - zero divide 97
- execution models 100
- normalization 92
- number
  - denormalized 91
  - infinity 91
  - normalized 90
  - not a number 91
  - zero 90
- rounding 93
- sign 91
- single-precision 92
- FPCC 88
- FPR 86
- FPRF 88
- FPSCR 87
  - C 88
  - FE 88
  - FEX 87
  - FG 88
  - FI 88
  - FL 88
  - FPCC 88
  - FPRF 88
  - FR 88

FU 88  
 FX 87  
 NI 89  
 OE 89  
 OX 87  
 RN 89  
 UE 89  
 UX 87  
 VE 89  
 VX 87  
 VXCVI 89  
 VXIDI 88  
 VXIMZ 88  
 VXISI 88  
 VXSNaN 88  
 VXSOFT 88  
 VXSQRT 88  
 VXVC 88  
 VXZDZ 88  
 XE 89  
 XX 87  
 ZE 89  
 ZX 87  
 FR 88  
 FRA field 11  
 FRB field 11  
 FRC field 11  
 FRS field 11  
 FRT field 11  
 FU 19, 88  
 FX 87  
 FXM field 11

## **G**

GPR 31  
 GT 18, 19  
 Gulliver's Travels 127

## **H**

halfwords 2  
 hardware description language 4

## **I**

I-form 8  
 illegal instructions 12  
 inexact 99  
 infinity 91  
 instruction  
   fields 10–12  
     AA 10  
     BA 10  
     BB 10  
     BD 10  
     BF 10  
     BFA 10  
     BH 10

BI 10  
 BO 10  
 BT 11  
 D 11  
 DS 11  
 FLM 11  
 FRA 11  
 FRB 11  
 FRC 11  
 FRS 11  
 FRT 11  
 FXM 11  
 L 11  
 LEV 11  
 LI 11  
 LK 11  
 MB 11  
 ME 11  
 NB 11  
 OE 11  
 RA 11  
 RB 11  
 Rc 11  
 RS 11  
 RT 11  
 SH 12  
 SI 12  
 SPR 12  
 SR 12  
 TBR 12  
 TH 12  
 TO 12  
 U 12  
 UI 12  
 XO 12

formats 7–10

A-form 10  
 B-form 8  
 D-form 8  
 DS-form 8  
 I-form 8  
 M-form 10  
 MD-form 10  
 MDS-form 10  
 SC-form 8  
 X-form 9  
 XFL-form 9  
 XFX-form 9  
 XL-form 9  
 XO-form 9  
 XS-form 9

instructions

classes 12  
 defined 12  
   forms 13  
 illegal 12  
 invalid forms 13  
 optional 14  
 preferred forms 13  
 reserved 12

invalid instruction forms 13  
invalid operation 96

### **L**

L field 11  
language used for instruction operation description 4  
LEV field 11  
LI field 11  
Little-Endian 127  
LK field 11  
LR 19  
LT 18

### **M**

M-form 10  
MB field 11  
MD-form 10  
MDS-form 10  
ME field 11  
mnemonics  
    extended 151

### **N**

NB field 11  
NI 89  
NIA 4  
no-op 66  
normalization 92  
normalized number 90  
not a number 91

### **O**

OE 89  
OE field 11  
optional facilities 135  
optional facility 14  
optional instruction 14  
OV 32  
overflow 98  
OX 87

### **P**

preferred instruction forms 13

### **Q**

quadwords 2

### **R**

RA field 11  
RB field 11  
Rc field 11

register transfer level language 4  
registers  
    Condition Register 18  
    Count Register 19  
    Fixed-Point Exception Register 32  
    Floating-Point Registers 86  
    Floating-Point Status and Control Register 87  
    General Purpose Registers 31  
    Link Register 19  
reserved field 3  
reserved instructions 12  
RN 89  
rounding 93  
RS field 11  
RT field 11  
RTL 4

### **S**

SC-form 8  
sequential execution model 17  
SH field 12  
SI field 12  
sign 91  
single-precision 92  
SO 18, 19, 32  
split field notation 7  
SPR field 12  
SR field 12  
storage access  
    floating-point 103  
storage address 14  
Swift, Jonathan 127  
symbols 151

### **T**

t bit 20  
TBR field 12  
TH field 12  
TO field 12

### **U**

U field 12  
UE 89  
UI field 12  
undefined 4  
    boundedly 3  
underflow 98  
UX 87

### **V**

VE 89  
VX 87  
VXCVI 89  
VXIDI 88  
VXIMZ 88

VXISI 88  
VXSNAN 88  
VXSOF 88  
VXSQRT 88  
VXVC 88  
VXZDZ 88

## **W**

words 2

## **X**

X-form 9  
XE 89  
XER 32  
XFL-form 9  
XFX-form 9  
XL-form 9  
XO field 12  
XO-form 9  
XS-form 9  
XX 87

## **Z**

z bit 20  
ZE 89  
zero 90  
zero divide 97  
ZX 87

**Last Page - End of Document**

